derek/DRAMSys
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
2,464 Commits 1 Branch 0 Tags
20f6aae78702542d3a68c6d30423c14145317258
Commit Graph

3 Commits

Author SHA1 Message Date
Lukas Steiner
20f6aae787 Replace tabs with whitespaces. 2023-05-25 16:09:55 +02:00
Lukas Steiner
43706ca930 Build Trace Analyzer by default if extensions are enabled. 2023-05-23 12:11:39 +00:00
Thomas Psota
f434026ccd Added extension mechanism and ported DDR5, LPDDR5, HBM3, TraceAnalyzer 2023-02-09 14:22:34 +01:00