derek/DRAMSys
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

Merge branch 'config_refactor' into 'develop'

Browse Source 
Configuration Refactoring

See merge request ems/astdm/modeling.dram/dram.sys.5!63
This commit is contained in:
Lukas Steiner
2024-02-23 14:29:06 +00:00
parent d0c3c04098 1a2e5497ee
commit 5b4ed9559d
117 changed files with 2557 additions and 3035 deletions
Download Patch File Download Diff File Expand all files Collapse all files

5
tests/tests_dramsys/b_transport/b_transport.cpp
View File

@@ -36,7 +36,6 @@
#include <gtest/gtest.h>
#include <DRAMSys/simulation/DRAMSys.h>
#include <DRAMSys/simulation/dram/Dram.h>
class SystemCTest : public testing::Test
{
@@ -92,7 +91,7 @@ struct BlockingInitiator : sc_core::sc_module
sc_core::sc_time delay = sc_core::SC_ZERO_TIME;
iSocket->b_transport(payload, delay);
EXPECT_EQ(delay, dramSys.getConfig().blockingReadDelay);
EXPECT_EQ(delay, dramSys.getMcConfig().blockingReadDelay);
}
void writeAccess()
@@ -105,7 +104,7 @@ struct BlockingInitiator : sc_core::sc_module
sc_core::sc_time delay = sc_core::SC_ZERO_TIME;
iSocket->b_transport(payload, delay);
EXPECT_EQ(delay, dramSys.getConfig().blockingWriteDelay);
EXPECT_EQ(delay, dramSys.getMcConfig().blockingWriteDelay);
}
};

2
tests/tests_dramsys/b_transport/configs/no_storage.json
View File

@@ -138,8 +138,6 @@
"DatabaseRecording": true,
"Debug": false,
"EnableWindowing": false,
"ErrorCSVFile": "",
"ErrorChipSeed": 42,
"PowerAnalysis": false,
"SimulationName": "example",
"SimulationProgressBar": true,

2
tests/tests_dramsys/b_transport/configs/storage.json
View File

@@ -136,8 +136,6 @@
"DatabaseRecording": true,
"Debug": false,
"EnableWindowing": false,
"ErrorCSVFile": "",
"ErrorChipSeed": 42,
"PowerAnalysis": false,
"SimulationName": "example",
"SimulationProgressBar": true,