From 92fd46eba497abbd74f610f9085b69fb89ec6c47 Mon Sep 17 00:00:00 2001 From: Lukas Steiner Date: Thu, 2 Jul 2020 15:25:48 +0200 Subject: [PATCH 01/10] Use GIT_STRATEGY fetch for CI. --- .gitlab-ci.yml | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) diff --git a/.gitlab-ci.yml b/.gitlab-ci.yml index 090203f0..980e0033 100644 --- a/.gitlab-ci.yml +++ b/.gitlab-ci.yml @@ -2,7 +2,7 @@ image: gcc variables: - GIT_STRATEGY: clone + GIT_STRATEGY: fetch stages: - build From 03e27090a34974f6054b78441f6b9918bbf0f083 Mon Sep 17 00:00:00 2001 From: Lukas Steiner Date: Fri, 3 Jul 2020 10:28:06 +0200 Subject: [PATCH 02/10] Updates gem5 readme. --- DRAMSys/gem5/README.md | 266 +++++++---------------------------------- README.md | 11 +- 2 files changed, 48 insertions(+), 229 deletions(-) diff --git a/DRAMSys/gem5/README.md b/DRAMSys/gem5/README.md index 4d2e1c1a..64137c83 100644 --- a/DRAMSys/gem5/README.md +++ b/DRAMSys/gem5/README.md @@ -1,62 +1,21 @@ ## DRAMSys with gem5 -Install gem5 by following the instructions on the [gem5 wiki](http://gem5.org/Documentation#Getting_Started). -Optionally, use the scripts from [gem5.TnT] to install gem5, build it, get some benchmark programs and learn more about gem5. +Install gem5 by following the instructions in the [gem5 documentation](http://learning.gem5.org/book/part1/index.html). In order to allow a coupling without getting errors we recommend to use **commit a470ef5**. Optionally, use the scripts from [gem5.TnT] to install gem5, build it, get some benchmark programs and learn more about gem5. -In order to understand the SystemC coupling with gem5 it is recommended to -read the documentation in the gem5 repository *util/tlm/README* and [1]. +In order to understand the SystemC coupling with gem5 it is recommended to read the documentation in the gem5 repository *util/tlm/README* and [1]. The main steps for building gem5 and libgem5 follow: ```bash scons build/ARM/gem5.opt -``` - -```bash scons --with-cxx-config --without-python --without-tcmalloc build/ARM/libgem5_opt.so ``` -For MacOS: +In order to use gem5 with DRAMSys export the `GEM5` environment variable (gem5 root directory) and add the path of the library to `LD_LIBRARY_PATH`, then rerun CMake and rebuild the DRAMSys project. -```bash -scons --with-cxx-config --without-python --without-tcmalloc build/ARM/libgem5_opt.dylib -``` +Before you can run gem5 with DRAMSys it is mandatory to run gem5 first without DRAMSys and generate a configuration file *config.ini*, which will be the value of the second parameter passed to DRAMSys_gem5. -In order to use gem5 with DRAMSys set the **GEM5** environment variable to the -path to gem5, for example in the *QtCreator under Projects > Build -& Run > Build Environment*: - -``` -GEM5=/path/to/gem5/ -``` - -Example: - -``` -GEM5=$HOME/gem5_tnt/gem5 -``` - -Optionally, export environment variables in your **~/.bashrc** file or -equivalent and open a new terminal: - -```bash -# In this example gem5 is located at $HOME/gem5_tnt/gem5. -export GEM5=$HOME/gem5_tnt/gem5 - -# Add the folder containing libgem5_opt.so to the list where libraries should -# be searched for. -export LD_LIBRARY_PATH=${LD_LIBRARY_PATH}:${GEM5}/build/ARM -``` - -The project file [DRAMSys.pro](DRAMSys/DRAMSys.pro) checks whether the -environment variable **GEM5** is defined or not and configures automatically -the corresponding build target **gem5** for QtCreator. - -In order to run gem5 with DRAMSys it is mandatory to run gem5 first without -DRAMSys and generate a configuration file **config.ini** which will be the -value of the second parameter passed to DRAMSys_gem5. - -### DRAMSys with gem5 traffic generator +### DRAMSys with gem5 Traffic Generator In the following we will run a simple example with a gem5 traffic generator: @@ -78,12 +37,10 @@ Base System Architecture: ``` -As mentioned before we first need to create a config.ini -that represents the gem5 configuration. We do so by starting gem5 with the -desired python configuration script. +As mentioned before we first need to create a *config.ini* that represents the gem5 configuration. We do so by starting gem5 with the desired python configuration script. ```bash -cd gem5/utils/tlm/ +cd gem5/util/tlm/ ../../build/ARM/gem5.opt conf/tlm_slave.py ``` @@ -92,16 +49,10 @@ cd gem5/utils/tlm/ "fatal: Can't find port handler type 'tlm_slave'" ``` -The configuration file config.ini will be stored in the **m5out** directory. -Copy this configuration file to the building directory of DRAMSys where the -executable **DRAMSys_gem5** is located: +The configuration file *config.ini* will be stored in the *m5out* directory. Copy this configuration file to the building directory of DRAMSys where the +executable *DRAMSys_gem5* is located (*DRAMSys/build/gem5*). -``` -dram.sys/build-DRAMSys-Desktop_Qt_5_7_0_clang_64bit-Debug/gem5 -``` - -Also the traffic generatior configuration file (conf/tgen.cfg) must be stored -in a conf directory of this building directory. +Also the traffic generatior configuration file (*conf/tgen.cfg*) must be stored in a conf directory of this building directory (*DRAMSys/build/gem5/conf*). Then the simulation can be started with: @@ -109,11 +60,9 @@ Then the simulation can be started with: ./DRAMSys_gem5 ../../DRAMSys/library/resources/simulations/ddr3-example.json config.ini 1 ``` -Let the simulation run for some seconds and then stop it with **CTRL-C**. -Observe the output of the simulation in the trace analyzer. The trace database -can be found inside the gem5 directory in the building directory. +Let the simulation run for some seconds and then stop it with **CTRL-C**. Observe the output of the simulation in the Trace Analyzer. The trace database can be found in *DRAMSys/build/gem5*. -### Gem5 SE mode and DRAMSys +### gem5 SE mode and DRAMSys All essential files for some functional examples are provided. @@ -135,13 +84,9 @@ Execute applications: ./DRAMSys_gem5 ../../DRAMSys/library/resources/simulations/ddr3-gem5-se.json ../../DRAMSys/gem5/gem5_se/Bubblesort/config.ini 1 ``` -Wait some minutes for the application to finish. +Wait some minutes for the application to finish. The hello application binary was copied from gem5 repository. Other applications were obtained with [gem5.TnT]. -The hello application binary was copied from gem5 repository. - -Other applications were obtained with [gem5.TnT]. - -Command template for generating **.ini** configuration files follows: +Command template for generating *.ini* configuration files follows: ```bash build/ARM/gem5.opt configs/example/se.py \ @@ -155,10 +100,9 @@ An overview of the architcture being simulated is presented below: ![arch](images/gem5_se_mode_arch.png) -**Note**: this is a gem5 generated file, therefore DRAMSys is omitted. DRAMSys is -direct connected as external tlm slave. +**Note**: This is a gem5 generated file, therefore DRAMSys is omitted. DRAMSys is directly connected as an external TLM slave. -**Note**: workaround in se.py required: +**Note**: Workaround in se.py required: ```python ... @@ -168,25 +112,18 @@ MemConfig.config_mem(options, system) ... ``` -A convenience script to execute several applications automatically -[**run.sh**](DRAMSys/gem5/gem5_se/run.sh) is provided . Take a look and learn -from it. +A convenience script to execute several applications automatically [run.sh](DRAMSys/gem5/gem5_se/run.sh) is provided. Take a look and learn from it. ### [PARSEC] FS Mode -Full system simulation files for ARM available in [DRAMSys/gem5/gem5_fs/parsec_arm_minor_2c_8GB](DRAMSys/gem5/gem5_fs/parsec_arm_minor_2c_8GB). +Full system simulation files for ARM are available in [DRAMSys/gem5/gem5_fs/parsec_arm_minor_2c_8GB](DRAMSys/gem5/gem5_fs/parsec_arm_minor_2c_8GB). Choose the benchmark in [parsec_arm_minor_2c_8GB.rcS](DRAMSys/gem5/gem5_fs/parsec_arm_minor_2c_8GB/parsec_arm_minor_2c_8GB.rcS) and edit the paths in [config.ini](DRAMSys/gem5/gem5_fs/parsec_arm_minor_2c_8GB/config.ini). -Choose the benchmark in [parsec_arm_minor_2c_8GB.rcS](DRAMSys/gem5/gem5_fs/parsec_arm_minor_2c_8GB/parsec_arm_minor_2c_8GB.rcS). +All files required to build DRAMSys_gem5 and execute the simulation (gem5 library, benchmarks, disk image, etc.) can be obtained with [gem5.TnT]. -Edit the paths in [config.ini](DRAMSys/gem5/gem5_fs/parsec_arm_minor_2c_8GB/config.ini). - -All files required to build DRAMSys_gem5 and execute the simulation (gem5 -library, benchmarks, disk image, etc.) can be obtained with [gem5.TnT]. - -Start a simulation. Example: +Start a simulation, e.g.: ```bash -dram.sys/build/gem5$ ./DRAMSys_gem5 ../../DRAMSys/library/resources/simulations/rgrsim-gem5-fs.json ../../DRAMSys/gem5/gem5_fs/parsec_arm_minor_2c_8GB/config.ini 1 +DRAMSys/build/gem5$ ./DRAMSys_gem5 ../../DRAMSys/library/resources/simulations/rgrsim-gem5-fs.json ../../DRAMSys/gem5/gem5_fs/parsec_arm_minor_2c_8GB/config.ini 1 ``` Optionally, open another terminal or tab and connect to gem5. @@ -195,7 +132,7 @@ Optionally, open another terminal or tab and connect to gem5. $ telnet localhost 3456 ``` -Note: the port may vary, gem5 prints it during initialization. Example: +Note: The port may vary, gem5 prints it during initialization. Example: ``` system.terminal: Listening for connections on port 3456 @@ -204,12 +141,7 @@ system.terminal: Listening for connections on port 3456 ### [PARSEC] SE Mode -Binaries and gem5 SE configuration files for ARM available in [DRAMSys/gem5/gem5_se/parsec-arm](DRAMSys/gem5/gem5_se/parsec-arm). - -Use [gem5.TnT] to download parsec. Example: - -Go to your **gem5.TnT** folder. Then go to **arch/arm** folder. Execute the -script *build-parsec-serial.sh*. +Binaries and gem5 SE configuration files for ARM available in [DRAMSys/gem5/gem5_se/parsec-arm](DRAMSys/gem5/gem5_se/parsec-arm). Use [gem5.TnT] to download parsec: Go to your *gem5.TnT* folder. Then go to *arch/arm* folder. Execute the script *build-parsec-serial.sh*. ```bash gem5.TnT/arch/arm$ ./build-parsec-serial.sh @@ -308,7 +240,7 @@ executable=../../DRAMSys/gem5/gem5_se/parsec-arm/blackscholes/blackscholes Start a simulation. Example: ```bash -dram.sys/build/gem5$ ./DRAMSys_gem5 ../../DRAMSys/library/resources/simulations/rgrsim-gem5-se.json ../../DRAMSys/gem5/gem5_se/parsec-arm/config.ini 1 +DRAMSys/build/gem5$ ./DRAMSys_gem5 ../../DRAMSys/library/resources/simulations/rgrsim-gem5-se.json ../../DRAMSys/gem5/gem5_se/parsec-arm/config.ini 1 ``` ### Boot Linux with gem5 and DRAMSys @@ -327,9 +259,9 @@ build/ARM/gem5.opt configs/example/fs.py \ --disk-image=linux-aarch32-ael.img ``` -The config.ini should be copied again to the DRAMSys_gem5 build folder. +The *config.ini* should be copied again to the DRAMSys_gem5 build folder. -The simconfig should be changed in order to support storage and address offsets: +The *simconfig* should be changed in order to support storage and address offsets: ``` json { @@ -341,11 +273,9 @@ The simconfig should be changed in order to support storage and address offsets: "EnableWindowing": false, "ErrorCSVFile": "", "ErrorChipSeed": 42, - "NumberOfDevicesOnDIMM": 8, - "NumberOfMemChannels": 1, "PowerAnalysis": false, "SimulationName": "ddr3", - "SimulationProgressBar": true, + "SimulationProgressBar": false, "ThermalSimulation": false, "WindowSize": 1000, @@ -356,13 +286,13 @@ The simconfig should be changed in order to support storage and address offsets: } ``` -Then start DRAMSys_gem5 with the following command: +Then start *DRAMSys_gem5* with the following command: ```bash ./DRAMSys_gem5 ../../DRAMSys/library/resources/simulations/ddr3-example.json config.ini 1 ``` -For further sophisticated address mappings or scenarios checkout the file DRAMSys/gem5/main.cpp +For further sophisticated address mappings or scenarios checkout the file *DRAMSys/gem5/main.cpp*. #### Boot Linux with gem5 and DRAMSys Example @@ -386,24 +316,19 @@ Open a new terminal and connect to gem5: telnet localhost 3456 ``` -Wait some minutes for the Linux boot process to complete then login. Username is -**root** no password required. +Wait some minutes for the Linux boot process to complete then login. Username is **root**, no password required. ### DRAMSys with gem5 Elastic Traces -For understanding elastic traces and their generation, study the [gem5 -wiki](http://gem5.org/TraceCPU) and the paper [2]. -Some predefined configs are stored [here](DRAMSys/gem5/configs) and the related -python files are stored [here](DRAMSys/gem5/examples). - -This is an example for running an elastic trace: +To understand elastic traces and their generation, study the [gem5 wiki](https://www.gem5.org/documentation/general_docs/cpu_models/TraceCPU) and the paper [2]. Some predefined configs are stored [here](DRAMSys/gem5/configs) and the related +python files are stored [here](DRAMSys/gem5/examples). This is an example for running an elastic trace: ```bash ./DRAMSys_gem5 ../../DRAMSys/library/resources/simulations/ddr3-example.json ../../DRAMSys/gem5/configs/singleElasticTraceReplay.ini 1 ``` -An overview of the architcture being simulated is presented below: +An overview of the architecture being simulated is presented below: ![arch](images/singleElasticTraceReplay.png) @@ -425,109 +350,13 @@ An overview of the architcture being simulated is presented below: ![arch](images/dualElasticTraceReplay.png) -For more spophisticated setups, even with l2 caches the proper ini file should be created. -If you need help please contact Matthias Jung. +For more sophisticated setups, even with L2 caches the proper *.ini* file should be created. -### DRAMSys + GEM5 Log Collector Scripts +### DRAMSys + gem5 x86 -Users can profit of running multiple **DRAMSys + gem5** simulations -automatically with [gem5ilva.sh] for **gem5 syscall emulation (SE) mode** and -[gem5ilva_fs.sh] for **gem5 full system (FS) mode**. +Make sure you have built *gem5/build/X86/libgem5_opt.so*. Add the path of the library to `LD_LIBRARY_PATH` and remove the path of the ARM library. -Normally you will have to push your changes before running the scripts. This -approach makes it easier to track back what exactly was tested by the scripts. - -The scripts provide variables that tell **git** where to get the source -code from (repository URL), user name to be used (your git account), -**branch** to checkout (your working branch), etc. They are: - -```bash -# Git info. -git_user="$USER" -git_branch="master" -git_url="git.eit.uni-kl.de:ems/astdm/dram.sys.git" -git_url_https="git.eit.uni-kl.de/ems/astdm/dram.sys.git" -``` - -The default values of the variables presented above assume that your git -account uses the same name as your user name in your PC. If that is not the -case, replace the value of the **git_user** variable with your git account -name. Similarly, replace the value of the variable **git_branch** with your -working branch name. There (in your working branch) you can push your changes -and/or new files before executing the scripts. - -Open the script in QtCreator or another text editor of your choice and set the -variables with values that fit your needs. - -Nevertheless, for some cases, you may want to have gem5 essential files out of -the main repository (usually because they are too big to be added to the -repository). - -For those cases uncomment and properly set the variable -**external_inifile_path** in [gem5ilva_fs.sh]. - -This allows you to use a gem5 **config.ini** file external to the repository. -Note, however, that in this case it is up to you to keep track of your -simulation setup. - -**Hint:** -[gem5.TnT] provides convenience scripts -to create gem5 disk images with benchmarking programs embedded. - - -### Coverage Check - -Coverage check is enabled by default and can be disabled with an environment -variable. - -```bash -export COVERAGE=true -``` - -### DRAMSys + GEM5 x86 - -Make sure you have built **gem5/build/X86/libgem5_opt.so**. If you build with -[gem5.TnT] you can check if the library exists as follows. - -```bash -$ ls $HOME/gem5_tnt/gem5/build/X86/libgem5_opt.so -``` - -Change your ~/.bashrc. - -```bash -# In this example gem5 is located at $HOME/gem5_tnt/gem5. -export GEM5=$HOME/gem5_tnt/gem5 - -# Add the folder containing libgem5_opt.so to the list where libraries should -# be searched for. -#export LD_LIBRARY_PATH=${LD_LIBRARY_PATH}:${GEM5}/build/ARM -export LD_LIBRARY_PATH=${LD_LIBRARY_PATH}:${GEM5}/build/X86 -``` - -After that close QtCreator and all terminals. - -Open a new terminal. - -Change the architecture in [DRAMSys/gem5/gem5.pro](DRAMSys/gem5/gem5.pro). - -``` -gem5_arch = 'X86' -``` - -Delete the file **DRAMSys/DRAMSys.pro.user** from the repository. - -```bash -$ rm DRAMSys/DRAMSys.pro.user -``` - -Open a new QtCreator. - -Build DRAMSys as usual. - -After building, go the the folder where *DRAMSys_gem5* is located. - -Test with a hello world application for X86. +Change the architecture in the [CMake file](DRAMSys/gem5/CMakeLists.txt) to *X86*, rerun CMake and rebuild the project. Test with a hello world application for X86: ```bash ./DRAMSys_gem5 ../../DRAMSys/library/resources/simulations/ddr3-gem5-se.json ../../DRAMSys/gem5/gem5_se/hello-x86/config.ini 1 @@ -641,21 +470,16 @@ Examples: Check the folder [DRAMSys/gem5/gem5_se/MiBench](DRAMSys/gem5/gem5_se/MiBench) for all applications and configuration files. -### More AARCH64 Apps +### More AArch64 Apps -Full system simulation files for ARM available in [DRAMSys/gem5/gem5_fs/arm64](DRAMSys/gem5/gem5_fs/arm64). +Full system simulation files for ARM available in [DRAMSys/gem5/gem5_fs/arm64](DRAMSys/gem5/gem5_fs/arm64). You can edit [arm64.rcS](DRAMSys/gem5/gem5_fs/arm64/arm64.rcS) to start an application and call *m5 exit* when it finishes. -You can edit [arm64.rcS](DRAMSys/gem5/gem5_fs/arm64/arm64.rcS) to start an application and call *m5 exit* when it finishes. - -Edit the paths in [config.ini](DRAMSys/gem5/gem5_fs/arm64/config.ini). - -All files required to build DRAMSys_gem5 and execute the simulation (gem5 -library, benchmarks, disk image, etc.) can be obtained with [gem5.TnT]. +Edit the paths in [config.ini](DRAMSys/gem5/gem5_fs/arm64/config.ini). All files required to build DRAMSys_gem5 and execute the simulation (gem5 library, benchmarks, disk image, etc.) can be obtained with [gem5.TnT]. Start a simulation. Example: ```bash -dram.sys/build/gem5$ ./DRAMSys_gem5 ../../DRAMSys/library/resources/simulations/rgrsim-gem5-fs.json ../../DRAMSys/gem5/gem5_fs/arm64/config.ini 1 +DRAMSys/build/gem5$ ./DRAMSys_gem5 ../../DRAMSys/library/resources/simulations/rgrsim-gem5-fs.json ../../DRAMSys/gem5/gem5_fs/arm64/config.ini 1 ``` Optionally, open another terminal or tab and connect to gem5. @@ -664,7 +488,7 @@ Optionally, open another terminal or tab and connect to gem5. $ telnet localhost 3456 ``` -Note: the port may vary, gem5 prints it during initialization. Example: +Note: The port may vary, gem5 prints it during initialization. Example: ``` system.terminal: Listening for connections on port 3456 @@ -677,11 +501,5 @@ C. Menard, M. Jung, J. Castrillon, N. Wehn. IEEE International Conference on Emb R. Jagtap, S. Diestelhorst, A. Hansson, M. Jung, N. Wehn, IEEE International Conference on Embedded Computer Systems Architectures Modeling and Simulation (SAMOS), 2016, Samos Island, Greece. [gem5.TnT]: https://github.com/tukl-msd/gem5.TnT -[gem5ilva.sh]: DRAMSys/library/resources/scripts/DRAMSylva/gem5ilva.sh -[gem5ilva_fs.sh]: DRAMSys/library/resources/scripts/DRAMSylva/gem5ilva_fs.sh -[Elwetritsch]: https://elwe.rhrk.uni-kl.de/ -[DRAMSylva.sh]: DRAMSys/library/resources/scripts/DRAMSylva/DRAMSylva.sh -[DRAMSylva folder]: DRAMSys/library/resources/scripts/DRAMSylva -[configs_json]: DRAMSys/library/resources/scripts/DRAMSylva/configs_json [MiBench]: http://vhosts.eecs.umich.edu/mibench/ [PARSEC]: http://parsec.cs.princeton.edu/ \ No newline at end of file diff --git a/README.md b/README.md index b3d4bdc4..f5166905 100644 --- a/README.md +++ b/README.md @@ -360,12 +360,9 @@ An example follows. - PowerDownTimeout (unsigned int) - currently unused -### DRAMSys with Thermal Simulation +## DRAMSys with Thermal Simulation -The thermal simulation is performed by a **3D-ICE** [8] server accessed -through the network. Therefore users interested in thermal simulation during -their DRAMSys simulations need to make sure they have a 3D-ICE server up and -running before starting. For more information about 3D-ICE visit the [official website](https://www.epfl.ch/labs/esl/open-source-software-projects/3d-ice/). +The thermal simulation is performed by a **3D-ICE** [8] server accessed through the network. Therefore users interested in thermal simulation during their DRAMSys simulations need to make sure they have a 3D-ICE server up and running before starting. For more information about 3D-ICE visit the [official website](https://www.epfl.ch/labs/esl/open-source-software-projects/3d-ice/). #### Installing 3D-ICE @@ -459,6 +456,10 @@ $ cd DRAMSys/build/simulator/ $ ./DRAMSys ../../DRAMSys/library/resources/simulations/wideio-thermal.json ``` +## DRAMSys with gem5 + +Further information about the usage of DRAMSys with gem5 can be found [here](DRAMSys/gem5/README.md). + ## References [1] TLM Modelling of 3D Stacked Wide I/O DRAM Subsystems, A Virtual Platform for Memory Controller Design Space Exploration From f0a5f073455754c3a35d24812175651b94b952db Mon Sep 17 00:00:00 2001 From: Lukas Steiner Date: Fri, 3 Jul 2020 14:20:48 +0200 Subject: [PATCH 03/10] Rename TUK, add missing disclaimers. --- DRAMSys/CMakeLists.txt | 15 ++- DRAMSys/gem5/README.md | 4 +- DRAMSys/gem5/examples/tlm_elastic_slave.py | 2 +- .../examples/tlm_elastic_slave_mc_direct.py | 2 +- .../examples/tlm_elastic_slave_with_l2.py | 2 +- DRAMSys/gem5/gem5_se/run.sh | 2 +- DRAMSys/gem5/main.cpp | 2 +- DRAMSys/library/CMakeLists.txt | 6 +- .../library/resources/scripts/trace_gen.py | 2 +- .../resources/traces/generateErrorTest.pl | 98 +++++++++++++++++++ DRAMSys/library/src/common/AddressDecoder.cpp | 2 +- DRAMSys/library/src/common/AddressDecoder.h | 2 +- DRAMSys/library/src/common/DebugManager.cpp | 2 +- DRAMSys/library/src/common/DebugManager.h | 2 +- DRAMSys/library/src/common/TlmRecorder.cpp | 2 +- DRAMSys/library/src/common/TlmRecorder.h | 2 +- DRAMSys/library/src/common/dramExtensions.cpp | 2 +- DRAMSys/library/src/common/dramExtensions.h | 2 +- DRAMSys/library/src/common/utils.cpp | 2 +- DRAMSys/library/src/common/utils.h | 2 +- .../src/configuration/Configuration.cpp | 2 +- .../library/src/configuration/Configuration.h | 2 +- .../src/configuration/TemperatureSimConfig.h | 2 +- .../src/configuration/memspec/MemSpec.cpp | 2 +- .../src/configuration/memspec/MemSpec.h | 2 +- .../src/configuration/memspec/MemSpecDDR3.cpp | 2 +- .../src/configuration/memspec/MemSpecDDR3.h | 2 +- .../src/configuration/memspec/MemSpecDDR4.cpp | 2 +- .../src/configuration/memspec/MemSpecDDR4.h | 2 +- .../configuration/memspec/MemSpecGDDR5.cpp | 2 +- .../src/configuration/memspec/MemSpecGDDR5.h | 2 +- .../configuration/memspec/MemSpecGDDR5X.cpp | 2 +- .../src/configuration/memspec/MemSpecGDDR5X.h | 2 +- .../configuration/memspec/MemSpecGDDR6.cpp | 2 +- .../src/configuration/memspec/MemSpecGDDR6.h | 2 +- .../src/configuration/memspec/MemSpecHBM2.cpp | 2 +- .../src/configuration/memspec/MemSpecHBM2.h | 2 +- .../configuration/memspec/MemSpecLPDDR4.cpp | 2 +- .../src/configuration/memspec/MemSpecLPDDR4.h | 2 +- .../configuration/memspec/MemSpecWideIO.cpp | 2 +- .../src/configuration/memspec/MemSpecWideIO.h | 2 +- .../configuration/memspec/MemSpecWideIO2.cpp | 2 +- .../configuration/memspec/MemSpecWideIO2.h | 2 +- .../library/src/controller/BankMachine.cpp | 2 +- DRAMSys/library/src/controller/BankMachine.h | 2 +- DRAMSys/library/src/controller/Command.cpp | 2 +- DRAMSys/library/src/controller/Command.h | 2 +- DRAMSys/library/src/controller/Controller.cpp | 2 +- DRAMSys/library/src/controller/Controller.h | 2 +- DRAMSys/library/src/controller/ControllerIF.h | 36 +++++++ .../src/controller/ControllerRecordable.cpp | 2 +- .../src/controller/ControllerRecordable.h | 2 +- .../src/controller/checker/CheckerDDR3.cpp | 2 +- .../src/controller/checker/CheckerDDR3.h | 2 +- .../src/controller/checker/CheckerDDR4.cpp | 2 +- .../src/controller/checker/CheckerDDR4.h | 2 +- .../src/controller/checker/CheckerGDDR5.cpp | 2 +- .../src/controller/checker/CheckerGDDR5.h | 2 +- .../src/controller/checker/CheckerGDDR5X.cpp | 2 +- .../src/controller/checker/CheckerGDDR5X.h | 2 +- .../src/controller/checker/CheckerGDDR6.cpp | 2 +- .../src/controller/checker/CheckerGDDR6.h | 2 +- .../src/controller/checker/CheckerHBM2.cpp | 2 +- .../src/controller/checker/CheckerHBM2.h | 2 +- .../src/controller/checker/CheckerIF.h | 2 +- .../src/controller/checker/CheckerLPDDR4.cpp | 2 +- .../src/controller/checker/CheckerLPDDR4.h | 2 +- .../src/controller/checker/CheckerWideIO.cpp | 2 +- .../src/controller/checker/CheckerWideIO.h | 2 +- .../src/controller/checker/CheckerWideIO2.cpp | 2 +- .../src/controller/checker/CheckerWideIO2.h | 2 +- .../library/src/controller/cmdmux/CmdMuxIF.h | 2 +- .../src/controller/cmdmux/CmdMuxOldest.cpp | 2 +- .../src/controller/cmdmux/CmdMuxOldest.h | 2 +- .../src/controller/cmdmux/CmdMuxStrict.cpp | 2 +- .../src/controller/cmdmux/CmdMuxStrict.h | 2 +- .../powerdown/PowerDownManagerDummy.cpp | 2 +- .../powerdown/PowerDownManagerDummy.h | 2 +- .../controller/powerdown/PowerDownManagerIF.h | 2 +- .../powerdown/PowerDownManagerStaggered.cpp | 2 +- .../powerdown/PowerDownManagerStaggered.h | 2 +- .../refresh/RefreshManagerBankwise.cpp | 2 +- .../refresh/RefreshManagerBankwise.h | 2 +- .../refresh/RefreshManagerDummy.cpp | 2 +- .../controller/refresh/RefreshManagerDummy.h | 2 +- .../src/controller/refresh/RefreshManagerIF.h | 2 +- .../refresh/RefreshManagerRankwise.cpp | 2 +- .../refresh/RefreshManagerRankwise.h | 2 +- .../controller/respqueue/RespQueueFifo.cpp | 2 +- .../src/controller/respqueue/RespQueueFifo.h | 2 +- .../src/controller/respqueue/RespQueueIF.h | 2 +- .../controller/respqueue/RespQueueReorder.cpp | 2 +- .../controller/respqueue/RespQueueReorder.h | 2 +- .../controller/scheduler/SchedulerFifo.cpp | 2 +- .../src/controller/scheduler/SchedulerFifo.h | 2 +- .../controller/scheduler/SchedulerFrFcfs.cpp | 2 +- .../controller/scheduler/SchedulerFrFcfs.h | 2 +- .../scheduler/SchedulerFrFcfsGrp.cpp | 2 +- .../controller/scheduler/SchedulerFrFcfsGrp.h | 2 +- .../src/controller/scheduler/SchedulerIF.h | 2 +- DRAMSys/library/src/error/ECC/Bit.cpp | 36 +++++++ DRAMSys/library/src/error/ECC/Bit.h | 36 +++++++ DRAMSys/library/src/error/ECC/ECC.cpp | 36 +++++++ DRAMSys/library/src/error/ECC/ECC.h | 36 +++++++ DRAMSys/library/src/error/ECC/ECC_Test.cpp | 38 ++++++- DRAMSys/library/src/error/ECC/Word.cpp | 36 +++++++ DRAMSys/library/src/error/ECC/Word.h | 36 +++++++ DRAMSys/library/src/error/eccbaseclass.cpp | 36 +++++++ DRAMSys/library/src/error/eccbaseclass.h | 36 +++++++ DRAMSys/library/src/error/ecchamming.cpp | 36 +++++++ DRAMSys/library/src/error/ecchamming.h | 36 +++++++ DRAMSys/library/src/error/errormodel.cpp | 2 +- DRAMSys/library/src/error/errormodel.h | 2 +- DRAMSys/library/src/simulation/Arbiter.cpp | 2 +- DRAMSys/library/src/simulation/Arbiter.h | 2 +- DRAMSys/library/src/simulation/DRAMSys.cpp | 4 +- DRAMSys/library/src/simulation/DRAMSys.h | 2 +- .../src/simulation/DRAMSysRecordable.cpp | 2 +- .../src/simulation/DRAMSysRecordable.h | 2 +- .../library/src/simulation/ReorderBuffer.h | 2 +- .../src/simulation/TemperatureController.cpp | 2 +- .../src/simulation/TemperatureController.h | 2 +- DRAMSys/library/src/simulation/dram/Dram.cpp | 2 +- DRAMSys/library/src/simulation/dram/Dram.h | 2 +- .../library/src/simulation/dram/DramDDR3.cpp | 2 +- .../library/src/simulation/dram/DramDDR3.h | 2 +- .../library/src/simulation/dram/DramDDR4.cpp | 2 +- .../library/src/simulation/dram/DramDDR4.h | 2 +- .../library/src/simulation/dram/DramGDDR5.cpp | 2 +- .../library/src/simulation/dram/DramGDDR5.h | 2 +- .../src/simulation/dram/DramGDDR5X.cpp | 2 +- .../library/src/simulation/dram/DramGDDR5X.h | 2 +- .../library/src/simulation/dram/DramGDDR6.cpp | 2 +- .../library/src/simulation/dram/DramGDDR6.h | 2 +- .../library/src/simulation/dram/DramHBM2.cpp | 2 +- .../library/src/simulation/dram/DramHBM2.h | 2 +- .../src/simulation/dram/DramLPDDR4.cpp | 2 +- .../library/src/simulation/dram/DramLPDDR4.h | 2 +- .../src/simulation/dram/DramRecordable.cpp | 2 +- .../src/simulation/dram/DramRecordable.h | 2 +- .../src/simulation/dram/DramWideIO.cpp | 2 +- .../library/src/simulation/dram/DramWideIO.h | 2 +- .../src/simulation/dram/DramWideIO2.cpp | 2 +- .../library/src/simulation/dram/DramWideIO2.h | 2 +- DRAMSys/pct/createPlatform.tcl | 2 +- DRAMSys/pct/dummy.h | 2 +- DRAMSys/simulator/CMakeLists.txt | 2 +- DRAMSys/simulator/ExampleInitiator.h | 35 +++++++ DRAMSys/simulator/MemoryManager.cpp | 2 +- DRAMSys/simulator/MemoryManager.h | 2 +- DRAMSys/simulator/StlPlayer.h | 2 +- DRAMSys/simulator/TraceGenerator.h | 2 +- DRAMSys/simulator/TracePlayer.cpp | 2 +- DRAMSys/simulator/TracePlayer.h | 2 +- DRAMSys/simulator/TracePlayerListener.h | 2 +- DRAMSys/simulator/TraceSetup.cpp | 2 +- DRAMSys/simulator/TraceSetup.h | 2 +- DRAMSys/simulator/main.cpp | 2 +- DRAMSys/traceAnalyzer/CMakeLists.txt | 2 +- .../businessObjects/calculatedMetric.h | 2 +- .../businessObjects/commandlengths.h | 2 +- .../traceAnalyzer/businessObjects/comment.h | 2 +- .../businessObjects/generalinfo.h | 2 +- .../businessObjects/phases/phase.cpp | 2 +- .../businessObjects/phases/phase.h | 2 +- .../businessObjects/phases/phasefactory.cpp | 2 +- .../businessObjects/phases/phasefactory.h | 2 +- .../businessObjects/pythoncaller.cpp | 2 +- .../businessObjects/pythoncaller.h | 2 +- .../businessObjects/testresult.h | 2 +- .../businessObjects/timespan.cpp | 2 +- .../traceAnalyzer/businessObjects/timespan.h | 2 +- .../businessObjects/tracecalculatedmetrics.h | 2 +- .../businessObjects/tracetestresults.cpp | 2 +- .../businessObjects/tracetestresults.h | 2 +- .../traceAnalyzer/businessObjects/tracetime.h | 2 +- .../businessObjects/transaction.cpp | 2 +- .../businessObjects/transaction.h | 2 +- DRAMSys/traceAnalyzer/data/QueryTexts.h | 2 +- DRAMSys/traceAnalyzer/data/tracedb.cpp | 2 +- DRAMSys/traceAnalyzer/data/tracedb.h | 2 +- DRAMSys/traceAnalyzer/evaluationtool.cpp | 2 +- DRAMSys/traceAnalyzer/evaluationtool.h | 2 +- DRAMSys/traceAnalyzer/gototimedialog.cpp | 2 +- DRAMSys/traceAnalyzer/gototimedialog.h | 2 +- DRAMSys/traceAnalyzer/main.cpp | 2 +- DRAMSys/traceAnalyzer/mainwindow.cpp | 2 +- DRAMSys/traceAnalyzer/mainwindow.h | 2 +- DRAMSys/traceAnalyzer/markerplotitem.cpp | 2 +- DRAMSys/traceAnalyzer/markerplotitem.h | 2 +- .../presentation/commenttreewidget.cpp | 2 +- .../presentation/commenttreewidget.h | 2 +- .../presentation/debugmessagetreewidget.cpp | 2 +- .../presentation/debugmessagetreewidget.h | 2 +- .../selectedtransactiontreewidget.cpp | 2 +- .../selectedtransactiontreewidget.h | 2 +- .../presentation/tracePlotMouseLabel.cpp | 2 +- .../presentation/tracePlotMouseLabel.h | 2 +- .../presentation/tracedrawing.cpp | 2 +- .../traceAnalyzer/presentation/tracedrawing.h | 2 +- .../presentation/tracedrawingproperties.h | 2 +- .../presentation/tracemetrictreewidget.cpp | 2 +- .../presentation/tracemetrictreewidget.h | 2 +- .../presentation/tracenavigator.cpp | 2 +- .../presentation/tracenavigator.h | 2 +- .../traceAnalyzer/presentation/traceplot.cpp | 2 +- .../traceAnalyzer/presentation/traceplot.h | 2 +- .../presentation/traceplotitem.cpp | 2 +- .../presentation/traceplotitem.h | 2 +- .../presentation/tracescroller.cpp | 2 +- .../presentation/tracescroller.h | 2 +- .../presentation/tracetesttreewidget.cpp | 2 +- .../presentation/tracetesttreewidget.h | 2 +- .../presentation/transactiontreewidget.cpp | 2 +- .../presentation/transactiontreewidget.h | 2 +- .../presentation/util/clkgrid.cpp | 2 +- .../traceAnalyzer/presentation/util/clkgrid.h | 2 +- .../presentation/util/colorgenerator.cpp | 2 +- .../presentation/util/colorgenerator.h | 2 +- .../presentation/util/customlabelscaledraw.h | 2 +- .../presentation/util/engineeringScaleDraw.h | 2 +- .../presentation/util/testlight.cpp | 2 +- .../presentation/util/testlight.h | 2 +- DRAMSys/traceAnalyzer/queryeditor.cpp | 2 +- DRAMSys/traceAnalyzer/queryeditor.h | 2 +- DRAMSys/traceAnalyzer/schedulerwrapper.h | 2 +- DRAMSys/traceAnalyzer/selectmetrics.cpp | 2 +- DRAMSys/traceAnalyzer/selectmetrics.h | 2 +- DRAMSys/traceAnalyzer/traceanalyzer.cpp | 2 +- DRAMSys/traceAnalyzer/traceanalyzer.h | 2 +- DRAMSys/traceAnalyzer/tracefiletab.cpp | 2 +- DRAMSys/traceAnalyzer/tracefiletab.h | 2 +- DRAMSys/unitTests/CommandMuxTests.cpp | 35 +++++++ DRAMSys/unitTests/Testfile.h | 35 +++++++ DRAMSys/unitTests/main.cpp | 35 +++++++ 235 files changed, 904 insertions(+), 225 deletions(-) create mode 100644 DRAMSys/library/resources/traces/generateErrorTest.pl diff --git a/DRAMSys/CMakeLists.txt b/DRAMSys/CMakeLists.txt index ccb2df9f..fd204fe8 100644 --- a/DRAMSys/CMakeLists.txt +++ b/DRAMSys/CMakeLists.txt @@ -1,4 +1,4 @@ -# Copyright (c) 2020, Fraunhofer IESE +# Copyright (c) 2020, Technische Universität Kaiserslautern # All rights reserved. # # Redistribution and use in source and binary forms, with or without @@ -28,7 +28,9 @@ # NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS # SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. # -# Author: Matthias Jung +# Authors: +# Matthias Jung +# Lukas Steiner cmake_minimum_required(VERSION 3.10) @@ -38,19 +40,21 @@ project(DRAMSys) # Configuration: set(CMAKE_CXX_STANDARD 11 CACHE STRING "C++ Version") set(DCMAKE_SH "CMAKE_SH-NOTFOUND" CACHE STRING "Ignore sh.exe error on Windows") -if(DEFINED ENV{COVERAGE}) + +if(DEFINED ENV{COVERAGE} AND $ENV{COVERAGE} STREQUAL "true") + message("---- Coverage check enabled") set(GCC_COVERAGE_COMPILE_FLAGS "-g -O0 -coverage -fprofile-arcs -ftest-coverage") set(GCC_COVERAGE_LINK_FLAGS "-coverage -lgcov") set(CMAKE_CXX_FLAGS "${CMAKE_CXX_FLAGS} ${GCC_COVERAGE_COMPILE_FLAGS}") set(CMAKE_EXE_LINKER_FLAGS "${CMAKE_EXE_LINKER_FLAGS} ${GCC_COVERAGE_LINK_FLAGS}") - message("-- Coverage check enabled") endif() # Add DRAMSysLibrary: add_subdirectory(library) # Add TraceAnalyzer: -if(EXISTS ${CMAKE_CURRENT_LIST_DIR}/library/src/simulation/DRAMSysRecordable.cpp) +if(EXISTS ${CMAKE_CURRENT_LIST_DIR}/traceAnalyzer) + message("---- Trace Analyzer included") add_subdirectory(traceAnalyzer) endif() @@ -59,6 +63,7 @@ add_subdirectory(simulator) # Add DRAMSysgem5 if(DEFINED ENV{GEM5}) + message("---- gem5 coupling included") add_subdirectory(gem5) endif() diff --git a/DRAMSys/gem5/README.md b/DRAMSys/gem5/README.md index 64137c83..2ab5d744 100644 --- a/DRAMSys/gem5/README.md +++ b/DRAMSys/gem5/README.md @@ -1,6 +1,6 @@ ## DRAMSys with gem5 -Install gem5 by following the instructions in the [gem5 documentation](http://learning.gem5.org/book/part1/index.html). In order to allow a coupling without getting errors we recommend to use **commit a470ef5**. Optionally, use the scripts from [gem5.TnT] to install gem5, build it, get some benchmark programs and learn more about gem5. +Install gem5 by following the instructions in the [gem5 documentation](https://www.gem5.org/documentation/general_docs/building). In order to allow a coupling without running into problems we recommend to use **commit a470ef5**. Optionally, use the scripts from [gem5.TnT] to install gem5, build it, get some benchmark programs and learn more about gem5. In order to understand the SystemC coupling with gem5 it is recommended to read the documentation in the gem5 repository *util/tlm/README* and [1]. @@ -494,6 +494,8 @@ Note: The port may vary, gem5 prints it during initialization. Example: system.terminal: Listening for connections on port 3456 ``` +## References + [1] System Simulation with gem5 and SystemC: The Keystone for Full Interoperability C. Menard, M. Jung, J. Castrillon, N. Wehn. IEEE International Conference on Embedded Computer Systems Architectures Modeling and Simulation (SAMOS), July, 2017, Samos Island, Greece. diff --git a/DRAMSys/gem5/examples/tlm_elastic_slave.py b/DRAMSys/gem5/examples/tlm_elastic_slave.py index 3aedaa57..488251f4 100644 --- a/DRAMSys/gem5/examples/tlm_elastic_slave.py +++ b/DRAMSys/gem5/examples/tlm_elastic_slave.py @@ -1,4 +1,4 @@ -# Copyright (c) 2016, University of Kaiserslautern +# Copyright (c) 2016, Technische Universität Kaiserslautern # All rights reserved. # # Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/gem5/examples/tlm_elastic_slave_mc_direct.py b/DRAMSys/gem5/examples/tlm_elastic_slave_mc_direct.py index 5132ca6e..6d660437 100644 --- a/DRAMSys/gem5/examples/tlm_elastic_slave_mc_direct.py +++ b/DRAMSys/gem5/examples/tlm_elastic_slave_mc_direct.py @@ -1,4 +1,4 @@ -# Copyright (c) 2016, University of Kaiserslautern +# Copyright (c) 2016, Technische Universität Kaiserslautern # All rights reserved. # # Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/gem5/examples/tlm_elastic_slave_with_l2.py b/DRAMSys/gem5/examples/tlm_elastic_slave_with_l2.py index 195c4758..a4f93482 100644 --- a/DRAMSys/gem5/examples/tlm_elastic_slave_with_l2.py +++ b/DRAMSys/gem5/examples/tlm_elastic_slave_with_l2.py @@ -1,4 +1,4 @@ -# Copyright (c) 2016, University of Kaiserslautern +# Copyright (c) 2016, Technische Universität Kaiserslautern # All rights reserved. # # Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/gem5/gem5_se/run.sh b/DRAMSys/gem5/gem5_se/run.sh index 0e642cf2..196d3fe8 100755 --- a/DRAMSys/gem5/gem5_se/run.sh +++ b/DRAMSys/gem5/gem5_se/run.sh @@ -1,6 +1,6 @@ #! /bin/bash -# Copyright (c) 2018, University of Kaiserslautern +# Copyright (c) 2018, Technische Universität Kaiserslautern # All rights reserved. # # Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/gem5/main.cpp b/DRAMSys/gem5/main.cpp index d816a2d7..02699cc5 100644 --- a/DRAMSys/gem5/main.cpp +++ b/DRAMSys/gem5/main.cpp @@ -1,5 +1,5 @@ /* - * Copyright (c) 2015, University of Kaiserslautern + * Copyright (c) 2015, Technische Universität Kaiserslautern * Copyright (c) 2016, Dresden University of Technology (TU Dresden) * All rights reserved. * diff --git a/DRAMSys/library/CMakeLists.txt b/DRAMSys/library/CMakeLists.txt index 733c7f6e..27982e2a 100644 --- a/DRAMSys/library/CMakeLists.txt +++ b/DRAMSys/library/CMakeLists.txt @@ -1,4 +1,4 @@ -# Copyright (c) 2020, Fraunhofer IESE +# Copyright (c) 2020, Technische Universität Kaiserslautern # All rights reserved. # # Redistribution and use in source and binary forms, with or without @@ -28,7 +28,9 @@ # NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS # SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. # -# Author: Matthias Jung +# Authors: +# Matthias Jung +# Lukas Steiner cmake_minimum_required(VERSION 3.10) diff --git a/DRAMSys/library/resources/scripts/trace_gen.py b/DRAMSys/library/resources/scripts/trace_gen.py index 2efb4012..a2b42f42 100755 --- a/DRAMSys/library/resources/scripts/trace_gen.py +++ b/DRAMSys/library/resources/scripts/trace_gen.py @@ -1,7 +1,7 @@ #! /usr/bin/env python3 # vim: set fileencoding=utf-8 -# Copyright (c) 2018, University of Kaiserslautern +# Copyright (c) 2018, Technische Universität Kaiserslautern # All rights reserved. # # Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/library/resources/traces/generateErrorTest.pl b/DRAMSys/library/resources/traces/generateErrorTest.pl new file mode 100644 index 00000000..477c5185 --- /dev/null +++ b/DRAMSys/library/resources/traces/generateErrorTest.pl @@ -0,0 +1,98 @@ +#!/usr/bin/perl -w + +# Copyright (c) 2015, Technische Universität Kaiserslautern +# All rights reserved. +# +# Redistribution and use in source and binary forms, with or without +# modification, are permitted provided that the following conditions are +# met: +# +# 1. Redistributions of source code must retain the above copyright notice, +# this list of conditions and the following disclaimer. +# +# 2. Redistributions in binary form must reproduce the above copyright +# notice, this list of conditions and the following disclaimer in the +# documentation and/or other materials provided with the distribution. +# +# 3. Neither the name of the copyright holder nor the names of its +# contributors may be used to endorse or promote products derived from +# this software without specific prior written permission. +# +# THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS +# "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED +# TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR +# PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER +# OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, +# EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, +# PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR +# PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF +# LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING +# NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS +# SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. +# +# Authors: +# Matthias Jung +# Eder F. Zulian + +use warnings; +use strict; + +# Assuming this address mapping: +# +# +# +# +# +# +# + +# This is how it should look like later: +# 31: write 0x0 ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff + +my $numberOfRows = 8192; +my $numberOfColumnsPerRow = 128; +my $bytesPerColumn = 16; +my $burstLength = 4; # burst length of 4 columns --> 4 columns written or read per access +my $dataLength = $bytesPerColumn * $burstLength; + +my $rowOffset = 0x4000; +my $colOffset = 0x80; + +# Generate Data Pattern: +my $dataPatternByte = "ff"; + +my $dataPattern = ""; +for(my $i = 0; $i < $dataLength; $i++) +{ + $dataPattern .= $dataPatternByte; +} + +my $clkCounter = 0; +my $addr = 0; + +# Generate Trace file (writes): +for(my $row = 0; $row < ($numberOfRows * $rowOffset); $row = $row + $rowOffset) +{ + for(my $col = 0; $col < ($numberOfColumnsPerRow * $colOffset); $col = $col + ($colOffset * $burstLength)) + { + my $addrHex = sprintf("0x%x", $addr); + print "$clkCounter:\twrite\t$addrHex\t$dataPattern\n"; + $clkCounter++; + $addr += $colOffset * $burstLength; + } +} + +$clkCounter = 350000000; +$addr = 0; + +# Generate Trace file (reads): +for(my $row = 0; $row < ($numberOfRows * $rowOffset); $row = $row + $rowOffset) +{ + for(my $col = 0; $col < ($numberOfColumnsPerRow * $colOffset); $col = $col + ($colOffset * $burstLength)) + { + my $addrHex = sprintf("0x%x", $addr); + print "$clkCounter:\tread\t$addrHex\t$dataPattern\n"; + $clkCounter++; + $addr += $colOffset * $burstLength; + } +} diff --git a/DRAMSys/library/src/common/AddressDecoder.cpp b/DRAMSys/library/src/common/AddressDecoder.cpp index 33e920c9..5a465309 100644 --- a/DRAMSys/library/src/common/AddressDecoder.cpp +++ b/DRAMSys/library/src/common/AddressDecoder.cpp @@ -1,5 +1,5 @@ /* - * Copyright (c) 2018, University of Kaiserslautern + * Copyright (c) 2018, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/library/src/common/AddressDecoder.h b/DRAMSys/library/src/common/AddressDecoder.h index c49c8214..5f98c416 100644 --- a/DRAMSys/library/src/common/AddressDecoder.h +++ b/DRAMSys/library/src/common/AddressDecoder.h @@ -1,5 +1,5 @@ /* - * Copyright (c) 2018, University of Kaiserslautern + * Copyright (c) 2018, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/library/src/common/DebugManager.cpp b/DRAMSys/library/src/common/DebugManager.cpp index 19d6d6df..4ab6fd88 100644 --- a/DRAMSys/library/src/common/DebugManager.cpp +++ b/DRAMSys/library/src/common/DebugManager.cpp @@ -1,5 +1,5 @@ /* - * Copyright (c) 2015, University of Kaiserslautern + * Copyright (c) 2015, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/library/src/common/DebugManager.h b/DRAMSys/library/src/common/DebugManager.h index 20f54c4b..df80035d 100644 --- a/DRAMSys/library/src/common/DebugManager.h +++ b/DRAMSys/library/src/common/DebugManager.h @@ -1,5 +1,5 @@ /* - * Copyright (c) 2015, University of Kaiserslautern + * Copyright (c) 2015, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/library/src/common/TlmRecorder.cpp b/DRAMSys/library/src/common/TlmRecorder.cpp index a15789f2..59805638 100644 --- a/DRAMSys/library/src/common/TlmRecorder.cpp +++ b/DRAMSys/library/src/common/TlmRecorder.cpp @@ -1,5 +1,5 @@ /* - * Copyright (c) 2015, University of Kaiserslautern + * Copyright (c) 2015, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/library/src/common/TlmRecorder.h b/DRAMSys/library/src/common/TlmRecorder.h index 1b32bc39..67d7986b 100644 --- a/DRAMSys/library/src/common/TlmRecorder.h +++ b/DRAMSys/library/src/common/TlmRecorder.h @@ -1,5 +1,5 @@ /* - * Copyright (c) 2015, University of Kaiserslautern + * Copyright (c) 2015, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/library/src/common/dramExtensions.cpp b/DRAMSys/library/src/common/dramExtensions.cpp index 2eedddd4..abd34d62 100644 --- a/DRAMSys/library/src/common/dramExtensions.cpp +++ b/DRAMSys/library/src/common/dramExtensions.cpp @@ -1,5 +1,5 @@ /* - * Copyright (c) 2015, University of Kaiserslautern + * Copyright (c) 2015, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/library/src/common/dramExtensions.h b/DRAMSys/library/src/common/dramExtensions.h index 27aac730..e88543b6 100644 --- a/DRAMSys/library/src/common/dramExtensions.h +++ b/DRAMSys/library/src/common/dramExtensions.h @@ -1,5 +1,5 @@ /* - * Copyright (c) 2015, University of Kaiserslautern + * Copyright (c) 2015, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/library/src/common/utils.cpp b/DRAMSys/library/src/common/utils.cpp index 6918ab16..014e957f 100644 --- a/DRAMSys/library/src/common/utils.cpp +++ b/DRAMSys/library/src/common/utils.cpp @@ -1,5 +1,5 @@ /* - * Copyright (c) 2015, University of Kaiserslautern + * Copyright (c) 2015, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/library/src/common/utils.h b/DRAMSys/library/src/common/utils.h index 47318b60..872fb3ba 100644 --- a/DRAMSys/library/src/common/utils.h +++ b/DRAMSys/library/src/common/utils.h @@ -1,5 +1,5 @@ /* - * Copyright (c) 2015, University of Kaiserslautern + * Copyright (c) 2015, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/library/src/configuration/Configuration.cpp b/DRAMSys/library/src/configuration/Configuration.cpp index 9d47b570..4a0b9645 100644 --- a/DRAMSys/library/src/configuration/Configuration.cpp +++ b/DRAMSys/library/src/configuration/Configuration.cpp @@ -1,5 +1,5 @@ /* - * Copyright (c) 2015, University of Kaiserslautern + * Copyright (c) 2015, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/library/src/configuration/Configuration.h b/DRAMSys/library/src/configuration/Configuration.h index 77ec7725..75176ae5 100644 --- a/DRAMSys/library/src/configuration/Configuration.h +++ b/DRAMSys/library/src/configuration/Configuration.h @@ -1,5 +1,5 @@ /* - * Copyright (c) 2015, University of Kaiserslautern + * Copyright (c) 2015, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/library/src/configuration/TemperatureSimConfig.h b/DRAMSys/library/src/configuration/TemperatureSimConfig.h index a0936f53..baa4bb67 100644 --- a/DRAMSys/library/src/configuration/TemperatureSimConfig.h +++ b/DRAMSys/library/src/configuration/TemperatureSimConfig.h @@ -1,5 +1,5 @@ /* - * Copyright (c) 2015, University of Kaiserslautern + * Copyright (c) 2015, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/library/src/configuration/memspec/MemSpec.cpp b/DRAMSys/library/src/configuration/memspec/MemSpec.cpp index 4cae3c73..39fd1211 100644 --- a/DRAMSys/library/src/configuration/memspec/MemSpec.cpp +++ b/DRAMSys/library/src/configuration/memspec/MemSpec.cpp @@ -1,5 +1,5 @@ /* - * Copyright (c) 2015, University of Kaiserslautern + * Copyright (c) 2015, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/library/src/configuration/memspec/MemSpec.h b/DRAMSys/library/src/configuration/memspec/MemSpec.h index 785e52d7..6f0fa875 100644 --- a/DRAMSys/library/src/configuration/memspec/MemSpec.h +++ b/DRAMSys/library/src/configuration/memspec/MemSpec.h @@ -1,5 +1,5 @@ /* - * Copyright (c) 2015, University of Kaiserslautern + * Copyright (c) 2015, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/library/src/configuration/memspec/MemSpecDDR3.cpp b/DRAMSys/library/src/configuration/memspec/MemSpecDDR3.cpp index 52fed95d..427c3f85 100644 --- a/DRAMSys/library/src/configuration/memspec/MemSpecDDR3.cpp +++ b/DRAMSys/library/src/configuration/memspec/MemSpecDDR3.cpp @@ -1,5 +1,5 @@ /* - * Copyright (c) 2019, University of Kaiserslautern + * Copyright (c) 2019, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/library/src/configuration/memspec/MemSpecDDR3.h b/DRAMSys/library/src/configuration/memspec/MemSpecDDR3.h index 1a68abaa..f8a1d6de 100644 --- a/DRAMSys/library/src/configuration/memspec/MemSpecDDR3.h +++ b/DRAMSys/library/src/configuration/memspec/MemSpecDDR3.h @@ -1,5 +1,5 @@ /* - * Copyright (c) 2019, University of Kaiserslautern + * Copyright (c) 2019, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/library/src/configuration/memspec/MemSpecDDR4.cpp b/DRAMSys/library/src/configuration/memspec/MemSpecDDR4.cpp index c112a2bb..d3bd513c 100644 --- a/DRAMSys/library/src/configuration/memspec/MemSpecDDR4.cpp +++ b/DRAMSys/library/src/configuration/memspec/MemSpecDDR4.cpp @@ -1,5 +1,5 @@ /* - * Copyright (c) 2019, University of Kaiserslautern + * Copyright (c) 2019, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/library/src/configuration/memspec/MemSpecDDR4.h b/DRAMSys/library/src/configuration/memspec/MemSpecDDR4.h index 27952d23..9395626c 100644 --- a/DRAMSys/library/src/configuration/memspec/MemSpecDDR4.h +++ b/DRAMSys/library/src/configuration/memspec/MemSpecDDR4.h @@ -1,5 +1,5 @@ /* - * Copyright (c) 2019, University of Kaiserslautern + * Copyright (c) 2019, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/library/src/configuration/memspec/MemSpecGDDR5.cpp b/DRAMSys/library/src/configuration/memspec/MemSpecGDDR5.cpp index 0572099a..3ca42b65 100644 --- a/DRAMSys/library/src/configuration/memspec/MemSpecGDDR5.cpp +++ b/DRAMSys/library/src/configuration/memspec/MemSpecGDDR5.cpp @@ -1,5 +1,5 @@ /* - * Copyright (c) 2019, University of Kaiserslautern + * Copyright (c) 2019, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/library/src/configuration/memspec/MemSpecGDDR5.h b/DRAMSys/library/src/configuration/memspec/MemSpecGDDR5.h index 761a9201..84e7113e 100644 --- a/DRAMSys/library/src/configuration/memspec/MemSpecGDDR5.h +++ b/DRAMSys/library/src/configuration/memspec/MemSpecGDDR5.h @@ -1,5 +1,5 @@ /* - * Copyright (c) 2019, University of Kaiserslautern + * Copyright (c) 2019, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/library/src/configuration/memspec/MemSpecGDDR5X.cpp b/DRAMSys/library/src/configuration/memspec/MemSpecGDDR5X.cpp index 90908bd9..e2fd9855 100644 --- a/DRAMSys/library/src/configuration/memspec/MemSpecGDDR5X.cpp +++ b/DRAMSys/library/src/configuration/memspec/MemSpecGDDR5X.cpp @@ -1,5 +1,5 @@ /* - * Copyright (c) 2019, University of Kaiserslautern + * Copyright (c) 2019, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/library/src/configuration/memspec/MemSpecGDDR5X.h b/DRAMSys/library/src/configuration/memspec/MemSpecGDDR5X.h index f32b4a07..f5d22239 100644 --- a/DRAMSys/library/src/configuration/memspec/MemSpecGDDR5X.h +++ b/DRAMSys/library/src/configuration/memspec/MemSpecGDDR5X.h @@ -1,5 +1,5 @@ /* - * Copyright (c) 2019, University of Kaiserslautern + * Copyright (c) 2019, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/library/src/configuration/memspec/MemSpecGDDR6.cpp b/DRAMSys/library/src/configuration/memspec/MemSpecGDDR6.cpp index b9a70d10..a1b6e4e3 100644 --- a/DRAMSys/library/src/configuration/memspec/MemSpecGDDR6.cpp +++ b/DRAMSys/library/src/configuration/memspec/MemSpecGDDR6.cpp @@ -1,5 +1,5 @@ /* - * Copyright (c) 2019, University of Kaiserslautern + * Copyright (c) 2019, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/library/src/configuration/memspec/MemSpecGDDR6.h b/DRAMSys/library/src/configuration/memspec/MemSpecGDDR6.h index 813381ce..a4d2318d 100644 --- a/DRAMSys/library/src/configuration/memspec/MemSpecGDDR6.h +++ b/DRAMSys/library/src/configuration/memspec/MemSpecGDDR6.h @@ -1,5 +1,5 @@ /* - * Copyright (c) 2019, University of Kaiserslautern + * Copyright (c) 2019, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/library/src/configuration/memspec/MemSpecHBM2.cpp b/DRAMSys/library/src/configuration/memspec/MemSpecHBM2.cpp index da1d77b1..784b4f99 100644 --- a/DRAMSys/library/src/configuration/memspec/MemSpecHBM2.cpp +++ b/DRAMSys/library/src/configuration/memspec/MemSpecHBM2.cpp @@ -1,5 +1,5 @@ /* - * Copyright (c) 2019, University of Kaiserslautern + * Copyright (c) 2019, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/library/src/configuration/memspec/MemSpecHBM2.h b/DRAMSys/library/src/configuration/memspec/MemSpecHBM2.h index 33c17397..a6885b49 100644 --- a/DRAMSys/library/src/configuration/memspec/MemSpecHBM2.h +++ b/DRAMSys/library/src/configuration/memspec/MemSpecHBM2.h @@ -1,5 +1,5 @@ /* - * Copyright (c) 2019, University of Kaiserslautern + * Copyright (c) 2019, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/library/src/configuration/memspec/MemSpecLPDDR4.cpp b/DRAMSys/library/src/configuration/memspec/MemSpecLPDDR4.cpp index 6716744f..915c14c4 100644 --- a/DRAMSys/library/src/configuration/memspec/MemSpecLPDDR4.cpp +++ b/DRAMSys/library/src/configuration/memspec/MemSpecLPDDR4.cpp @@ -1,5 +1,5 @@ /* - * Copyright (c) 2019, University of Kaiserslautern + * Copyright (c) 2019, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/library/src/configuration/memspec/MemSpecLPDDR4.h b/DRAMSys/library/src/configuration/memspec/MemSpecLPDDR4.h index f75f0b2d..26da297c 100644 --- a/DRAMSys/library/src/configuration/memspec/MemSpecLPDDR4.h +++ b/DRAMSys/library/src/configuration/memspec/MemSpecLPDDR4.h @@ -1,5 +1,5 @@ /* - * Copyright (c) 2019, University of Kaiserslautern + * Copyright (c) 2019, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/library/src/configuration/memspec/MemSpecWideIO.cpp b/DRAMSys/library/src/configuration/memspec/MemSpecWideIO.cpp index e4ccfadb..0d8b9be6 100644 --- a/DRAMSys/library/src/configuration/memspec/MemSpecWideIO.cpp +++ b/DRAMSys/library/src/configuration/memspec/MemSpecWideIO.cpp @@ -1,5 +1,5 @@ /* - * Copyright (c) 2019, University of Kaiserslautern + * Copyright (c) 2019, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/library/src/configuration/memspec/MemSpecWideIO.h b/DRAMSys/library/src/configuration/memspec/MemSpecWideIO.h index 490804ef..2ce092ff 100644 --- a/DRAMSys/library/src/configuration/memspec/MemSpecWideIO.h +++ b/DRAMSys/library/src/configuration/memspec/MemSpecWideIO.h @@ -1,5 +1,5 @@ /* - * Copyright (c) 2019, University of Kaiserslautern + * Copyright (c) 2019, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/library/src/configuration/memspec/MemSpecWideIO2.cpp b/DRAMSys/library/src/configuration/memspec/MemSpecWideIO2.cpp index 2f07fdcd..b74129ba 100644 --- a/DRAMSys/library/src/configuration/memspec/MemSpecWideIO2.cpp +++ b/DRAMSys/library/src/configuration/memspec/MemSpecWideIO2.cpp @@ -1,5 +1,5 @@ /* - * Copyright (c) 2019, University of Kaiserslautern + * Copyright (c) 2019, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/library/src/configuration/memspec/MemSpecWideIO2.h b/DRAMSys/library/src/configuration/memspec/MemSpecWideIO2.h index 5e32c644..d56f9d30 100644 --- a/DRAMSys/library/src/configuration/memspec/MemSpecWideIO2.h +++ b/DRAMSys/library/src/configuration/memspec/MemSpecWideIO2.h @@ -1,5 +1,5 @@ /* - * Copyright (c) 2019, University of Kaiserslautern + * Copyright (c) 2019, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/library/src/controller/BankMachine.cpp b/DRAMSys/library/src/controller/BankMachine.cpp index 47fc5d24..836f8d42 100644 --- a/DRAMSys/library/src/controller/BankMachine.cpp +++ b/DRAMSys/library/src/controller/BankMachine.cpp @@ -1,5 +1,5 @@ /* - * Copyright (c) 2019, University of Kaiserslautern + * Copyright (c) 2019, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/library/src/controller/BankMachine.h b/DRAMSys/library/src/controller/BankMachine.h index ade2cf07..1b647417 100644 --- a/DRAMSys/library/src/controller/BankMachine.h +++ b/DRAMSys/library/src/controller/BankMachine.h @@ -1,5 +1,5 @@ /* - * Copyright (c) 2019, University of Kaiserslautern + * Copyright (c) 2019, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/library/src/controller/Command.cpp b/DRAMSys/library/src/controller/Command.cpp index 9b43125c..d1e9f0d4 100644 --- a/DRAMSys/library/src/controller/Command.cpp +++ b/DRAMSys/library/src/controller/Command.cpp @@ -1,5 +1,5 @@ /* - * Copyright (c) 2015, University of Kaiserslautern + * Copyright (c) 2015, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/library/src/controller/Command.h b/DRAMSys/library/src/controller/Command.h index 64d32cc2..3a511f38 100644 --- a/DRAMSys/library/src/controller/Command.h +++ b/DRAMSys/library/src/controller/Command.h @@ -1,5 +1,5 @@ /* - * Copyright (c) 2015, University of Kaiserslautern + * Copyright (c) 2015, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/library/src/controller/Controller.cpp b/DRAMSys/library/src/controller/Controller.cpp index 79c68d25..792a383c 100644 --- a/DRAMSys/library/src/controller/Controller.cpp +++ b/DRAMSys/library/src/controller/Controller.cpp @@ -1,5 +1,5 @@ /* - * Copyright (c) 2019, University of Kaiserslautern + * Copyright (c) 2019, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/library/src/controller/Controller.h b/DRAMSys/library/src/controller/Controller.h index 53c116ab..f998afc3 100644 --- a/DRAMSys/library/src/controller/Controller.h +++ b/DRAMSys/library/src/controller/Controller.h @@ -1,5 +1,5 @@ /* - * Copyright (c) 2019, University of Kaiserslautern + * Copyright (c) 2019, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/library/src/controller/ControllerIF.h b/DRAMSys/library/src/controller/ControllerIF.h index 965697c2..38f206fe 100644 --- a/DRAMSys/library/src/controller/ControllerIF.h +++ b/DRAMSys/library/src/controller/ControllerIF.h @@ -1,3 +1,39 @@ +/* + * Copyright (c) 2019, Technische Universität Kaiserslautern + * All rights reserved. + * + * Redistribution and use in source and binary forms, with or without + * modification, are permitted provided that the following conditions are + * met: + * + * 1. Redistributions of source code must retain the above copyright notice, + * this list of conditions and the following disclaimer. + * + * 2. Redistributions in binary form must reproduce the above copyright + * notice, this list of conditions and the following disclaimer in the + * documentation and/or other materials provided with the distribution. + * + * 3. Neither the name of the copyright holder nor the names of its + * contributors may be used to endorse or promote products derived from + * this software without specific prior written permission. + * + * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS + * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED + * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR + * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER + * OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, + * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, + * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR + * PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF + * LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING + * NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS + * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. + * + * Authors: + * Kirill Bykov + * Lukas Steiner + */ + #ifndef CONTROLLERIF_H #define CONTROLLERIF_H diff --git a/DRAMSys/library/src/controller/ControllerRecordable.cpp b/DRAMSys/library/src/controller/ControllerRecordable.cpp index 5c155e34..5cf82735 100644 --- a/DRAMSys/library/src/controller/ControllerRecordable.cpp +++ b/DRAMSys/library/src/controller/ControllerRecordable.cpp @@ -1,5 +1,5 @@ /* - * Copyright (c) 2019, University of Kaiserslautern + * Copyright (c) 2019, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/library/src/controller/ControllerRecordable.h b/DRAMSys/library/src/controller/ControllerRecordable.h index 752466b2..a7bd6ea6 100644 --- a/DRAMSys/library/src/controller/ControllerRecordable.h +++ b/DRAMSys/library/src/controller/ControllerRecordable.h @@ -1,5 +1,5 @@ /* - * Copyright (c) 2019, University of Kaiserslautern + * Copyright (c) 2019, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/library/src/controller/checker/CheckerDDR3.cpp b/DRAMSys/library/src/controller/checker/CheckerDDR3.cpp index 9a9fca19..83312ac0 100644 --- a/DRAMSys/library/src/controller/checker/CheckerDDR3.cpp +++ b/DRAMSys/library/src/controller/checker/CheckerDDR3.cpp @@ -1,5 +1,5 @@ /* - * Copyright (c) 2019, University of Kaiserslautern + * Copyright (c) 2019, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/library/src/controller/checker/CheckerDDR3.h b/DRAMSys/library/src/controller/checker/CheckerDDR3.h index f1fb5c2a..efce001a 100644 --- a/DRAMSys/library/src/controller/checker/CheckerDDR3.h +++ b/DRAMSys/library/src/controller/checker/CheckerDDR3.h @@ -1,5 +1,5 @@ /* - * Copyright (c) 2019, University of Kaiserslautern + * Copyright (c) 2019, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/library/src/controller/checker/CheckerDDR4.cpp b/DRAMSys/library/src/controller/checker/CheckerDDR4.cpp index faa5bde8..a8439903 100644 --- a/DRAMSys/library/src/controller/checker/CheckerDDR4.cpp +++ b/DRAMSys/library/src/controller/checker/CheckerDDR4.cpp @@ -1,5 +1,5 @@ /* - * Copyright (c) 2019, University of Kaiserslautern + * Copyright (c) 2019, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/library/src/controller/checker/CheckerDDR4.h b/DRAMSys/library/src/controller/checker/CheckerDDR4.h index b8eb4017..694eecd4 100644 --- a/DRAMSys/library/src/controller/checker/CheckerDDR4.h +++ b/DRAMSys/library/src/controller/checker/CheckerDDR4.h @@ -1,5 +1,5 @@ /* - * Copyright (c) 2019, University of Kaiserslautern + * Copyright (c) 2019, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/library/src/controller/checker/CheckerGDDR5.cpp b/DRAMSys/library/src/controller/checker/CheckerGDDR5.cpp index 962f6795..61cefd4d 100644 --- a/DRAMSys/library/src/controller/checker/CheckerGDDR5.cpp +++ b/DRAMSys/library/src/controller/checker/CheckerGDDR5.cpp @@ -1,5 +1,5 @@ /* - * Copyright (c) 2019, University of Kaiserslautern + * Copyright (c) 2019, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/library/src/controller/checker/CheckerGDDR5.h b/DRAMSys/library/src/controller/checker/CheckerGDDR5.h index 45292c23..326dae75 100644 --- a/DRAMSys/library/src/controller/checker/CheckerGDDR5.h +++ b/DRAMSys/library/src/controller/checker/CheckerGDDR5.h @@ -1,5 +1,5 @@ /* - * Copyright (c) 2019, University of Kaiserslautern + * Copyright (c) 2019, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/library/src/controller/checker/CheckerGDDR5X.cpp b/DRAMSys/library/src/controller/checker/CheckerGDDR5X.cpp index 5ae1adbb..3cd3d157 100644 --- a/DRAMSys/library/src/controller/checker/CheckerGDDR5X.cpp +++ b/DRAMSys/library/src/controller/checker/CheckerGDDR5X.cpp @@ -1,5 +1,5 @@ /* - * Copyright (c) 2019, University of Kaiserslautern + * Copyright (c) 2019, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/library/src/controller/checker/CheckerGDDR5X.h b/DRAMSys/library/src/controller/checker/CheckerGDDR5X.h index 5b55d281..39138be3 100644 --- a/DRAMSys/library/src/controller/checker/CheckerGDDR5X.h +++ b/DRAMSys/library/src/controller/checker/CheckerGDDR5X.h @@ -1,5 +1,5 @@ /* - * Copyright (c) 2019, University of Kaiserslautern + * Copyright (c) 2019, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/library/src/controller/checker/CheckerGDDR6.cpp b/DRAMSys/library/src/controller/checker/CheckerGDDR6.cpp index 38ef3555..abfd6a32 100644 --- a/DRAMSys/library/src/controller/checker/CheckerGDDR6.cpp +++ b/DRAMSys/library/src/controller/checker/CheckerGDDR6.cpp @@ -1,5 +1,5 @@ /* - * Copyright (c) 2019, University of Kaiserslautern + * Copyright (c) 2019, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/library/src/controller/checker/CheckerGDDR6.h b/DRAMSys/library/src/controller/checker/CheckerGDDR6.h index 57d80fbb..202bd8d3 100644 --- a/DRAMSys/library/src/controller/checker/CheckerGDDR6.h +++ b/DRAMSys/library/src/controller/checker/CheckerGDDR6.h @@ -1,5 +1,5 @@ /* - * Copyright (c) 2019, University of Kaiserslautern + * Copyright (c) 2019, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/library/src/controller/checker/CheckerHBM2.cpp b/DRAMSys/library/src/controller/checker/CheckerHBM2.cpp index 17d8a355..a9dc4ec6 100644 --- a/DRAMSys/library/src/controller/checker/CheckerHBM2.cpp +++ b/DRAMSys/library/src/controller/checker/CheckerHBM2.cpp @@ -1,5 +1,5 @@ /* - * Copyright (c) 2019, University of Kaiserslautern + * Copyright (c) 2019, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/library/src/controller/checker/CheckerHBM2.h b/DRAMSys/library/src/controller/checker/CheckerHBM2.h index 51f7c15d..3578ee9b 100644 --- a/DRAMSys/library/src/controller/checker/CheckerHBM2.h +++ b/DRAMSys/library/src/controller/checker/CheckerHBM2.h @@ -1,5 +1,5 @@ /* - * Copyright (c) 2019, University of Kaiserslautern + * Copyright (c) 2019, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/library/src/controller/checker/CheckerIF.h b/DRAMSys/library/src/controller/checker/CheckerIF.h index 9bc99979..b5c4d9bb 100644 --- a/DRAMSys/library/src/controller/checker/CheckerIF.h +++ b/DRAMSys/library/src/controller/checker/CheckerIF.h @@ -1,5 +1,5 @@ /* - * Copyright (c) 2019, University of Kaiserslautern + * Copyright (c) 2019, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/library/src/controller/checker/CheckerLPDDR4.cpp b/DRAMSys/library/src/controller/checker/CheckerLPDDR4.cpp index 98e304fc..3dc894f9 100644 --- a/DRAMSys/library/src/controller/checker/CheckerLPDDR4.cpp +++ b/DRAMSys/library/src/controller/checker/CheckerLPDDR4.cpp @@ -1,5 +1,5 @@ /* - * Copyright (c) 2019, University of Kaiserslautern + * Copyright (c) 2019, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/library/src/controller/checker/CheckerLPDDR4.h b/DRAMSys/library/src/controller/checker/CheckerLPDDR4.h index cddab49b..5a73154a 100644 --- a/DRAMSys/library/src/controller/checker/CheckerLPDDR4.h +++ b/DRAMSys/library/src/controller/checker/CheckerLPDDR4.h @@ -1,5 +1,5 @@ /* - * Copyright (c) 2019, University of Kaiserslautern + * Copyright (c) 2019, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/library/src/controller/checker/CheckerWideIO.cpp b/DRAMSys/library/src/controller/checker/CheckerWideIO.cpp index 4b40ecf4..ed573585 100644 --- a/DRAMSys/library/src/controller/checker/CheckerWideIO.cpp +++ b/DRAMSys/library/src/controller/checker/CheckerWideIO.cpp @@ -1,5 +1,5 @@ /* - * Copyright (c) 2019, University of Kaiserslautern + * Copyright (c) 2019, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/library/src/controller/checker/CheckerWideIO.h b/DRAMSys/library/src/controller/checker/CheckerWideIO.h index 2ad7182d..af307205 100644 --- a/DRAMSys/library/src/controller/checker/CheckerWideIO.h +++ b/DRAMSys/library/src/controller/checker/CheckerWideIO.h @@ -1,5 +1,5 @@ /* - * Copyright (c) 2019, University of Kaiserslautern + * Copyright (c) 2019, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/library/src/controller/checker/CheckerWideIO2.cpp b/DRAMSys/library/src/controller/checker/CheckerWideIO2.cpp index 357f6615..e5621a1f 100644 --- a/DRAMSys/library/src/controller/checker/CheckerWideIO2.cpp +++ b/DRAMSys/library/src/controller/checker/CheckerWideIO2.cpp @@ -1,5 +1,5 @@ /* - * Copyright (c) 2019, University of Kaiserslautern + * Copyright (c) 2019, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/library/src/controller/checker/CheckerWideIO2.h b/DRAMSys/library/src/controller/checker/CheckerWideIO2.h index b6a974cf..08d328b9 100644 --- a/DRAMSys/library/src/controller/checker/CheckerWideIO2.h +++ b/DRAMSys/library/src/controller/checker/CheckerWideIO2.h @@ -1,5 +1,5 @@ /* - * Copyright (c) 2019, University of Kaiserslautern + * Copyright (c) 2019, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/library/src/controller/cmdmux/CmdMuxIF.h b/DRAMSys/library/src/controller/cmdmux/CmdMuxIF.h index 1ec6b817..a53b9a41 100644 --- a/DRAMSys/library/src/controller/cmdmux/CmdMuxIF.h +++ b/DRAMSys/library/src/controller/cmdmux/CmdMuxIF.h @@ -1,5 +1,5 @@ /* - * Copyright (c) 2019, University of Kaiserslautern + * Copyright (c) 2019, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/library/src/controller/cmdmux/CmdMuxOldest.cpp b/DRAMSys/library/src/controller/cmdmux/CmdMuxOldest.cpp index 3ff4abe5..31c98ef2 100644 --- a/DRAMSys/library/src/controller/cmdmux/CmdMuxOldest.cpp +++ b/DRAMSys/library/src/controller/cmdmux/CmdMuxOldest.cpp @@ -1,5 +1,5 @@ /* - * Copyright (c) 2019, University of Kaiserslautern + * Copyright (c) 2019, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/library/src/controller/cmdmux/CmdMuxOldest.h b/DRAMSys/library/src/controller/cmdmux/CmdMuxOldest.h index 9198501a..419479b2 100644 --- a/DRAMSys/library/src/controller/cmdmux/CmdMuxOldest.h +++ b/DRAMSys/library/src/controller/cmdmux/CmdMuxOldest.h @@ -1,5 +1,5 @@ /* - * Copyright (c) 2019, University of Kaiserslautern + * Copyright (c) 2019, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/library/src/controller/cmdmux/CmdMuxStrict.cpp b/DRAMSys/library/src/controller/cmdmux/CmdMuxStrict.cpp index 3b37d837..989c8d96 100644 --- a/DRAMSys/library/src/controller/cmdmux/CmdMuxStrict.cpp +++ b/DRAMSys/library/src/controller/cmdmux/CmdMuxStrict.cpp @@ -1,5 +1,5 @@ /* - * Copyright (c) 2019, University of Kaiserslautern + * Copyright (c) 2019, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/library/src/controller/cmdmux/CmdMuxStrict.h b/DRAMSys/library/src/controller/cmdmux/CmdMuxStrict.h index 1517eeda..1ee53914 100644 --- a/DRAMSys/library/src/controller/cmdmux/CmdMuxStrict.h +++ b/DRAMSys/library/src/controller/cmdmux/CmdMuxStrict.h @@ -1,5 +1,5 @@ /* - * Copyright (c) 2019, University of Kaiserslautern + * Copyright (c) 2019, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/library/src/controller/powerdown/PowerDownManagerDummy.cpp b/DRAMSys/library/src/controller/powerdown/PowerDownManagerDummy.cpp index 37013c81..4124d43d 100644 --- a/DRAMSys/library/src/controller/powerdown/PowerDownManagerDummy.cpp +++ b/DRAMSys/library/src/controller/powerdown/PowerDownManagerDummy.cpp @@ -1,5 +1,5 @@ /* - * Copyright (c) 2019, University of Kaiserslautern + * Copyright (c) 2019, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/library/src/controller/powerdown/PowerDownManagerDummy.h b/DRAMSys/library/src/controller/powerdown/PowerDownManagerDummy.h index bc934dd5..354768eb 100644 --- a/DRAMSys/library/src/controller/powerdown/PowerDownManagerDummy.h +++ b/DRAMSys/library/src/controller/powerdown/PowerDownManagerDummy.h @@ -1,5 +1,5 @@ /* - * Copyright (c) 2019, University of Kaiserslautern + * Copyright (c) 2019, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/library/src/controller/powerdown/PowerDownManagerIF.h b/DRAMSys/library/src/controller/powerdown/PowerDownManagerIF.h index 2fa72a17..41474c44 100644 --- a/DRAMSys/library/src/controller/powerdown/PowerDownManagerIF.h +++ b/DRAMSys/library/src/controller/powerdown/PowerDownManagerIF.h @@ -1,5 +1,5 @@ /* - * Copyright (c) 2019, University of Kaiserslautern + * Copyright (c) 2019, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/library/src/controller/powerdown/PowerDownManagerStaggered.cpp b/DRAMSys/library/src/controller/powerdown/PowerDownManagerStaggered.cpp index 09610719..a6fb3ef5 100644 --- a/DRAMSys/library/src/controller/powerdown/PowerDownManagerStaggered.cpp +++ b/DRAMSys/library/src/controller/powerdown/PowerDownManagerStaggered.cpp @@ -1,5 +1,5 @@ /* - * Copyright (c) 2019, University of Kaiserslautern + * Copyright (c) 2019, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/library/src/controller/powerdown/PowerDownManagerStaggered.h b/DRAMSys/library/src/controller/powerdown/PowerDownManagerStaggered.h index fee58fb3..499ca3d4 100644 --- a/DRAMSys/library/src/controller/powerdown/PowerDownManagerStaggered.h +++ b/DRAMSys/library/src/controller/powerdown/PowerDownManagerStaggered.h @@ -1,5 +1,5 @@ /* - * Copyright (c) 2019, University of Kaiserslautern + * Copyright (c) 2019, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/library/src/controller/refresh/RefreshManagerBankwise.cpp b/DRAMSys/library/src/controller/refresh/RefreshManagerBankwise.cpp index 84429e4c..7a23ca07 100644 --- a/DRAMSys/library/src/controller/refresh/RefreshManagerBankwise.cpp +++ b/DRAMSys/library/src/controller/refresh/RefreshManagerBankwise.cpp @@ -1,5 +1,5 @@ /* - * Copyright (c) 2019, University of Kaiserslautern + * Copyright (c) 2019, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/library/src/controller/refresh/RefreshManagerBankwise.h b/DRAMSys/library/src/controller/refresh/RefreshManagerBankwise.h index 252a4b9e..94b2bd08 100644 --- a/DRAMSys/library/src/controller/refresh/RefreshManagerBankwise.h +++ b/DRAMSys/library/src/controller/refresh/RefreshManagerBankwise.h @@ -1,5 +1,5 @@ /* - * Copyright (c) 2019, University of Kaiserslautern + * Copyright (c) 2019, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/library/src/controller/refresh/RefreshManagerDummy.cpp b/DRAMSys/library/src/controller/refresh/RefreshManagerDummy.cpp index 1f4c1d9e..6e98d9cd 100644 --- a/DRAMSys/library/src/controller/refresh/RefreshManagerDummy.cpp +++ b/DRAMSys/library/src/controller/refresh/RefreshManagerDummy.cpp @@ -1,5 +1,5 @@ /* - * Copyright (c) 2019, University of Kaiserslautern + * Copyright (c) 2019, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/library/src/controller/refresh/RefreshManagerDummy.h b/DRAMSys/library/src/controller/refresh/RefreshManagerDummy.h index 58ea2a59..f543310b 100644 --- a/DRAMSys/library/src/controller/refresh/RefreshManagerDummy.h +++ b/DRAMSys/library/src/controller/refresh/RefreshManagerDummy.h @@ -1,5 +1,5 @@ /* - * Copyright (c) 2019, University of Kaiserslautern + * Copyright (c) 2019, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/library/src/controller/refresh/RefreshManagerIF.h b/DRAMSys/library/src/controller/refresh/RefreshManagerIF.h index 89283183..aa7bf44b 100644 --- a/DRAMSys/library/src/controller/refresh/RefreshManagerIF.h +++ b/DRAMSys/library/src/controller/refresh/RefreshManagerIF.h @@ -1,5 +1,5 @@ /* - * Copyright (c) 2019, University of Kaiserslautern + * Copyright (c) 2019, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/library/src/controller/refresh/RefreshManagerRankwise.cpp b/DRAMSys/library/src/controller/refresh/RefreshManagerRankwise.cpp index 90c56855..3d2eda97 100644 --- a/DRAMSys/library/src/controller/refresh/RefreshManagerRankwise.cpp +++ b/DRAMSys/library/src/controller/refresh/RefreshManagerRankwise.cpp @@ -1,5 +1,5 @@ /* - * Copyright (c) 2019, University of Kaiserslautern + * Copyright (c) 2019, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/library/src/controller/refresh/RefreshManagerRankwise.h b/DRAMSys/library/src/controller/refresh/RefreshManagerRankwise.h index 3dd93385..31a484ea 100644 --- a/DRAMSys/library/src/controller/refresh/RefreshManagerRankwise.h +++ b/DRAMSys/library/src/controller/refresh/RefreshManagerRankwise.h @@ -1,5 +1,5 @@ /* - * Copyright (c) 2019, University of Kaiserslautern + * Copyright (c) 2019, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/library/src/controller/respqueue/RespQueueFifo.cpp b/DRAMSys/library/src/controller/respqueue/RespQueueFifo.cpp index 5374b48d..dffedaba 100644 --- a/DRAMSys/library/src/controller/respqueue/RespQueueFifo.cpp +++ b/DRAMSys/library/src/controller/respqueue/RespQueueFifo.cpp @@ -1,5 +1,5 @@ /* - * Copyright (c) 2019, University of Kaiserslautern + * Copyright (c) 2019, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/library/src/controller/respqueue/RespQueueFifo.h b/DRAMSys/library/src/controller/respqueue/RespQueueFifo.h index 8a5e0dd2..4a07fb92 100644 --- a/DRAMSys/library/src/controller/respqueue/RespQueueFifo.h +++ b/DRAMSys/library/src/controller/respqueue/RespQueueFifo.h @@ -1,5 +1,5 @@ /* - * Copyright (c) 2019, University of Kaiserslautern + * Copyright (c) 2019, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/library/src/controller/respqueue/RespQueueIF.h b/DRAMSys/library/src/controller/respqueue/RespQueueIF.h index e4848b09..551fcb8f 100644 --- a/DRAMSys/library/src/controller/respqueue/RespQueueIF.h +++ b/DRAMSys/library/src/controller/respqueue/RespQueueIF.h @@ -1,5 +1,5 @@ /* - * Copyright (c) 2019, University of Kaiserslautern + * Copyright (c) 2019, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/library/src/controller/respqueue/RespQueueReorder.cpp b/DRAMSys/library/src/controller/respqueue/RespQueueReorder.cpp index 5ee814f9..d2bf06d2 100644 --- a/DRAMSys/library/src/controller/respqueue/RespQueueReorder.cpp +++ b/DRAMSys/library/src/controller/respqueue/RespQueueReorder.cpp @@ -1,5 +1,5 @@ /* - * Copyright (c) 2019, University of Kaiserslautern + * Copyright (c) 2019, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/library/src/controller/respqueue/RespQueueReorder.h b/DRAMSys/library/src/controller/respqueue/RespQueueReorder.h index 242b9d8d..7993f080 100644 --- a/DRAMSys/library/src/controller/respqueue/RespQueueReorder.h +++ b/DRAMSys/library/src/controller/respqueue/RespQueueReorder.h @@ -1,5 +1,5 @@ /* - * Copyright (c) 2019, University of Kaiserslautern + * Copyright (c) 2019, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/library/src/controller/scheduler/SchedulerFifo.cpp b/DRAMSys/library/src/controller/scheduler/SchedulerFifo.cpp index 87cdc55e..53d27310 100644 --- a/DRAMSys/library/src/controller/scheduler/SchedulerFifo.cpp +++ b/DRAMSys/library/src/controller/scheduler/SchedulerFifo.cpp @@ -1,5 +1,5 @@ /* - * Copyright (c) 2019, University of Kaiserslautern + * Copyright (c) 2019, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/library/src/controller/scheduler/SchedulerFifo.h b/DRAMSys/library/src/controller/scheduler/SchedulerFifo.h index dc9359bc..aacbb1e8 100644 --- a/DRAMSys/library/src/controller/scheduler/SchedulerFifo.h +++ b/DRAMSys/library/src/controller/scheduler/SchedulerFifo.h @@ -1,5 +1,5 @@ /* - * Copyright (c) 2019, University of Kaiserslautern + * Copyright (c) 2019, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/library/src/controller/scheduler/SchedulerFrFcfs.cpp b/DRAMSys/library/src/controller/scheduler/SchedulerFrFcfs.cpp index f730eac5..94a5a9bd 100644 --- a/DRAMSys/library/src/controller/scheduler/SchedulerFrFcfs.cpp +++ b/DRAMSys/library/src/controller/scheduler/SchedulerFrFcfs.cpp @@ -1,5 +1,5 @@ /* - * Copyright (c) 2019, University of Kaiserslautern + * Copyright (c) 2019, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/library/src/controller/scheduler/SchedulerFrFcfs.h b/DRAMSys/library/src/controller/scheduler/SchedulerFrFcfs.h index 7cce4050..5d5347a4 100644 --- a/DRAMSys/library/src/controller/scheduler/SchedulerFrFcfs.h +++ b/DRAMSys/library/src/controller/scheduler/SchedulerFrFcfs.h @@ -1,5 +1,5 @@ /* - * Copyright (c) 2019, University of Kaiserslautern + * Copyright (c) 2019, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/library/src/controller/scheduler/SchedulerFrFcfsGrp.cpp b/DRAMSys/library/src/controller/scheduler/SchedulerFrFcfsGrp.cpp index c2df4082..cec52c7f 100644 --- a/DRAMSys/library/src/controller/scheduler/SchedulerFrFcfsGrp.cpp +++ b/DRAMSys/library/src/controller/scheduler/SchedulerFrFcfsGrp.cpp @@ -1,5 +1,5 @@ /* - * Copyright (c) 2020, University of Kaiserslautern + * Copyright (c) 2020, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/library/src/controller/scheduler/SchedulerFrFcfsGrp.h b/DRAMSys/library/src/controller/scheduler/SchedulerFrFcfsGrp.h index 8c7ed9bc..34ca4472 100644 --- a/DRAMSys/library/src/controller/scheduler/SchedulerFrFcfsGrp.h +++ b/DRAMSys/library/src/controller/scheduler/SchedulerFrFcfsGrp.h @@ -1,5 +1,5 @@ /* - * Copyright (c) 2020, University of Kaiserslautern + * Copyright (c) 2020, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/library/src/controller/scheduler/SchedulerIF.h b/DRAMSys/library/src/controller/scheduler/SchedulerIF.h index 2c2723a6..81e285a0 100644 --- a/DRAMSys/library/src/controller/scheduler/SchedulerIF.h +++ b/DRAMSys/library/src/controller/scheduler/SchedulerIF.h @@ -1,5 +1,5 @@ /* - * Copyright (c) 2019, University of Kaiserslautern + * Copyright (c) 2019, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/library/src/error/ECC/Bit.cpp b/DRAMSys/library/src/error/ECC/Bit.cpp index 161d690f..ee012016 100644 --- a/DRAMSys/library/src/error/ECC/Bit.cpp +++ b/DRAMSys/library/src/error/ECC/Bit.cpp @@ -1,3 +1,39 @@ +/* + * Copyright (c) 2017, Technische Universität Kaiserslautern + * All rights reserved. + * + * Redistribution and use in source and binary forms, with or without + * modification, are permitted provided that the following conditions are + * met: + * + * 1. Redistributions of source code must retain the above copyright notice, + * this list of conditions and the following disclaimer. + * + * 2. Redistributions in binary form must reproduce the above copyright + * notice, this list of conditions and the following disclaimer in the + * documentation and/or other materials provided with the distribution. + * + * 3. Neither the name of the copyright holder nor the names of its + * contributors may be used to endorse or promote products derived from + * this software without specific prior written permission. + * + * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS + * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED + * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR + * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER + * OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, + * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, + * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR + * PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF + * LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING + * NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS + * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. + * + * Authors: + * Johannes Feldmann + * Eder F. Zulian + */ + #include "Bit.h" #include diff --git a/DRAMSys/library/src/error/ECC/Bit.h b/DRAMSys/library/src/error/ECC/Bit.h index f1a90d2a..5e4b6779 100644 --- a/DRAMSys/library/src/error/ECC/Bit.h +++ b/DRAMSys/library/src/error/ECC/Bit.h @@ -1,3 +1,39 @@ +/* + * Copyright (c) 2017, Technische Universität Kaiserslautern + * All rights reserved. + * + * Redistribution and use in source and binary forms, with or without + * modification, are permitted provided that the following conditions are + * met: + * + * 1. Redistributions of source code must retain the above copyright notice, + * this list of conditions and the following disclaimer. + * + * 2. Redistributions in binary form must reproduce the above copyright + * notice, this list of conditions and the following disclaimer in the + * documentation and/or other materials provided with the distribution. + * + * 3. Neither the name of the copyright holder nor the names of its + * contributors may be used to endorse or promote products derived from + * this software without specific prior written permission. + * + * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS + * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED + * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR + * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER + * OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, + * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, + * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR + * PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF + * LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING + * NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS + * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. + * + * Authors: + * Johannes Feldmann + * Eder F. Zulian + */ + #pragma once class CBit { diff --git a/DRAMSys/library/src/error/ECC/ECC.cpp b/DRAMSys/library/src/error/ECC/ECC.cpp index a6bc9da6..fba2c953 100644 --- a/DRAMSys/library/src/error/ECC/ECC.cpp +++ b/DRAMSys/library/src/error/ECC/ECC.cpp @@ -1,3 +1,39 @@ +/* + * Copyright (c) 2017, Technische Universität Kaiserslautern + * All rights reserved. + * + * Redistribution and use in source and binary forms, with or without + * modification, are permitted provided that the following conditions are + * met: + * + * 1. Redistributions of source code must retain the above copyright notice, + * this list of conditions and the following disclaimer. + * + * 2. Redistributions in binary form must reproduce the above copyright + * notice, this list of conditions and the following disclaimer in the + * documentation and/or other materials provided with the distribution. + * + * 3. Neither the name of the copyright holder nor the names of its + * contributors may be used to endorse or promote products derived from + * this software without specific prior written permission. + * + * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS + * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED + * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR + * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER + * OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, + * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, + * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR + * PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF + * LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING + * NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS + * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. + * + * Authors: + * Johannes Feldmann + * Eder F. Zulian + */ + #include "ECC.h" // ************************************************************************************************ diff --git a/DRAMSys/library/src/error/ECC/ECC.h b/DRAMSys/library/src/error/ECC/ECC.h index ec42bb14..db2ed2ce 100644 --- a/DRAMSys/library/src/error/ECC/ECC.h +++ b/DRAMSys/library/src/error/ECC/ECC.h @@ -1,3 +1,39 @@ +/* + * Copyright (c) 2017, Technische Universität Kaiserslautern + * All rights reserved. + * + * Redistribution and use in source and binary forms, with or without + * modification, are permitted provided that the following conditions are + * met: + * + * 1. Redistributions of source code must retain the above copyright notice, + * this list of conditions and the following disclaimer. + * + * 2. Redistributions in binary form must reproduce the above copyright + * notice, this list of conditions and the following disclaimer in the + * documentation and/or other materials provided with the distribution. + * + * 3. Neither the name of the copyright holder nor the names of its + * contributors may be used to endorse or promote products derived from + * this software without specific prior written permission. + * + * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS + * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED + * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR + * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER + * OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, + * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, + * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR + * PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF + * LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING + * NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS + * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. + * + * Authors: + * Johannes Feldmann + * Eder F. Zulian + */ + #pragma once #include "Word.h" diff --git a/DRAMSys/library/src/error/ECC/ECC_Test.cpp b/DRAMSys/library/src/error/ECC/ECC_Test.cpp index 5f25662a..42a6a3f0 100644 --- a/DRAMSys/library/src/error/ECC/ECC_Test.cpp +++ b/DRAMSys/library/src/error/ECC/ECC_Test.cpp @@ -1,4 +1,40 @@ -// ECC_Test.cpp : Definiert den Einstiegspunkt für die Konsolenanwendung. +/* + * Copyright (c) 2017, Technische Universität Kaiserslautern + * All rights reserved. + * + * Redistribution and use in source and binary forms, with or without + * modification, are permitted provided that the following conditions are + * met: + * + * 1. Redistributions of source code must retain the above copyright notice, + * this list of conditions and the following disclaimer. + * + * 2. Redistributions in binary form must reproduce the above copyright + * notice, this list of conditions and the following disclaimer in the + * documentation and/or other materials provided with the distribution. + * + * 3. Neither the name of the copyright holder nor the names of its + * contributors may be used to endorse or promote products derived from + * this software without specific prior written permission. + * + * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS + * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED + * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR + * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER + * OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, + * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, + * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR + * PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF + * LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING + * NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS + * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. + * + * Authors: + * Johannes Feldmann + * Eder F. Zulian + */ + +// ECC_Test.cpp : Entry point for the console application. // #include "stdafx.h" diff --git a/DRAMSys/library/src/error/ECC/Word.cpp b/DRAMSys/library/src/error/ECC/Word.cpp index a59c38e3..928af5ce 100644 --- a/DRAMSys/library/src/error/ECC/Word.cpp +++ b/DRAMSys/library/src/error/ECC/Word.cpp @@ -1,3 +1,39 @@ +/* + * Copyright (c) 2017, Technische Universität Kaiserslautern + * All rights reserved. + * + * Redistribution and use in source and binary forms, with or without + * modification, are permitted provided that the following conditions are + * met: + * + * 1. Redistributions of source code must retain the above copyright notice, + * this list of conditions and the following disclaimer. + * + * 2. Redistributions in binary form must reproduce the above copyright + * notice, this list of conditions and the following disclaimer in the + * documentation and/or other materials provided with the distribution. + * + * 3. Neither the name of the copyright holder nor the names of its + * contributors may be used to endorse or promote products derived from + * this software without specific prior written permission. + * + * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS + * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED + * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR + * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER + * OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, + * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, + * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR + * PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF + * LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING + * NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS + * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. + * + * Authors: + * Johannes Feldmann + * Eder F. Zulian + */ + #include "Word.h" #include diff --git a/DRAMSys/library/src/error/ECC/Word.h b/DRAMSys/library/src/error/ECC/Word.h index 743d7cfe..dec8606b 100644 --- a/DRAMSys/library/src/error/ECC/Word.h +++ b/DRAMSys/library/src/error/ECC/Word.h @@ -1,3 +1,39 @@ +/* + * Copyright (c) 2017, Technische Universität Kaiserslautern + * All rights reserved. + * + * Redistribution and use in source and binary forms, with or without + * modification, are permitted provided that the following conditions are + * met: + * + * 1. Redistributions of source code must retain the above copyright notice, + * this list of conditions and the following disclaimer. + * + * 2. Redistributions in binary form must reproduce the above copyright + * notice, this list of conditions and the following disclaimer in the + * documentation and/or other materials provided with the distribution. + * + * 3. Neither the name of the copyright holder nor the names of its + * contributors may be used to endorse or promote products derived from + * this software without specific prior written permission. + * + * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS + * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED + * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR + * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER + * OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, + * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, + * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR + * PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF + * LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING + * NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS + * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. + * + * Authors: + * Johannes Feldmann + * Eder F. Zulian + */ + #pragma once #include diff --git a/DRAMSys/library/src/error/eccbaseclass.cpp b/DRAMSys/library/src/error/eccbaseclass.cpp index 0f2fc4e1..1fae420f 100644 --- a/DRAMSys/library/src/error/eccbaseclass.cpp +++ b/DRAMSys/library/src/error/eccbaseclass.cpp @@ -1,3 +1,39 @@ +/* + * Copyright (c) 2017, Technische Universität Kaiserslautern + * All rights reserved. + * + * Redistribution and use in source and binary forms, with or without + * modification, are permitted provided that the following conditions are + * met: + * + * 1. Redistributions of source code must retain the above copyright notice, + * this list of conditions and the following disclaimer. + * + * 2. Redistributions in binary form must reproduce the above copyright + * notice, this list of conditions and the following disclaimer in the + * documentation and/or other materials provided with the distribution. + * + * 3. Neither the name of the copyright holder nor the names of its + * contributors may be used to endorse or promote products derived from + * this software without specific prior written permission. + * + * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS + * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED + * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR + * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER + * OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, + * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, + * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR + * PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF + * LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING + * NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS + * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. + * + * Authors: + * Johannes Feldmann + * Eder F. Zulian + */ + #include "eccbaseclass.h" using namespace tlm; diff --git a/DRAMSys/library/src/error/eccbaseclass.h b/DRAMSys/library/src/error/eccbaseclass.h index 1def9708..a231bee5 100644 --- a/DRAMSys/library/src/error/eccbaseclass.h +++ b/DRAMSys/library/src/error/eccbaseclass.h @@ -1,3 +1,39 @@ +/* + * Copyright (c) 2017, Technische Universität Kaiserslautern + * All rights reserved. + * + * Redistribution and use in source and binary forms, with or without + * modification, are permitted provided that the following conditions are + * met: + * + * 1. Redistributions of source code must retain the above copyright notice, + * this list of conditions and the following disclaimer. + * + * 2. Redistributions in binary form must reproduce the above copyright + * notice, this list of conditions and the following disclaimer in the + * documentation and/or other materials provided with the distribution. + * + * 3. Neither the name of the copyright holder nor the names of its + * contributors may be used to endorse or promote products derived from + * this software without specific prior written permission. + * + * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS + * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED + * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR + * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER + * OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, + * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, + * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR + * PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF + * LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING + * NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS + * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. + * + * Authors: + * Johannes Feldmann + * Eder F. Zulian + */ + #ifndef ECCBASECLASS_H #define ECCBASECLASS_H diff --git a/DRAMSys/library/src/error/ecchamming.cpp b/DRAMSys/library/src/error/ecchamming.cpp index 9bc46efc..72d8063c 100644 --- a/DRAMSys/library/src/error/ecchamming.cpp +++ b/DRAMSys/library/src/error/ecchamming.cpp @@ -1,3 +1,39 @@ +/* + * Copyright (c) 2017, Technische Universität Kaiserslautern + * All rights reserved. + * + * Redistribution and use in source and binary forms, with or without + * modification, are permitted provided that the following conditions are + * met: + * + * 1. Redistributions of source code must retain the above copyright notice, + * this list of conditions and the following disclaimer. + * + * 2. Redistributions in binary form must reproduce the above copyright + * notice, this list of conditions and the following disclaimer in the + * documentation and/or other materials provided with the distribution. + * + * 3. Neither the name of the copyright holder nor the names of its + * contributors may be used to endorse or promote products derived from + * this software without specific prior written permission. + * + * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS + * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED + * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR + * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER + * OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, + * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, + * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR + * PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF + * LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING + * NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS + * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. + * + * Authors: + * Johannes Feldmann + * Eder F. Zulian + */ + #include "ecchamming.h" #include "ECC/ECC.h" diff --git a/DRAMSys/library/src/error/ecchamming.h b/DRAMSys/library/src/error/ecchamming.h index 3378613b..0a626416 100644 --- a/DRAMSys/library/src/error/ecchamming.h +++ b/DRAMSys/library/src/error/ecchamming.h @@ -1,3 +1,39 @@ +/* + * Copyright (c) 2017, Technische Universität Kaiserslautern + * All rights reserved. + * + * Redistribution and use in source and binary forms, with or without + * modification, are permitted provided that the following conditions are + * met: + * + * 1. Redistributions of source code must retain the above copyright notice, + * this list of conditions and the following disclaimer. + * + * 2. Redistributions in binary form must reproduce the above copyright + * notice, this list of conditions and the following disclaimer in the + * documentation and/or other materials provided with the distribution. + * + * 3. Neither the name of the copyright holder nor the names of its + * contributors may be used to endorse or promote products derived from + * this software without specific prior written permission. + * + * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS + * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED + * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR + * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER + * OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, + * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, + * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR + * PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF + * LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING + * NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS + * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. + * + * Authors: + * Johannes Feldmann + * Eder F. Zulian + */ + #ifndef ECCHAMMIMG_H #define ECCHAMMIMG_H diff --git a/DRAMSys/library/src/error/errormodel.cpp b/DRAMSys/library/src/error/errormodel.cpp index 74b0e5c8..42e1d0d1 100644 --- a/DRAMSys/library/src/error/errormodel.cpp +++ b/DRAMSys/library/src/error/errormodel.cpp @@ -1,5 +1,5 @@ /* - * Copyright (c) 2015, University of Kaiserslautern + * Copyright (c) 2015, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/library/src/error/errormodel.h b/DRAMSys/library/src/error/errormodel.h index 30092209..99598d9c 100644 --- a/DRAMSys/library/src/error/errormodel.h +++ b/DRAMSys/library/src/error/errormodel.h @@ -1,5 +1,5 @@ /* - * Copyright (c) 2015, University of Kaiserslautern + * Copyright (c) 2015, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/library/src/simulation/Arbiter.cpp b/DRAMSys/library/src/simulation/Arbiter.cpp index 6a74396d..71137003 100644 --- a/DRAMSys/library/src/simulation/Arbiter.cpp +++ b/DRAMSys/library/src/simulation/Arbiter.cpp @@ -1,5 +1,5 @@ /* - * Copyright (c) 2015, University of Kaiserslautern + * Copyright (c) 2015, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/library/src/simulation/Arbiter.h b/DRAMSys/library/src/simulation/Arbiter.h index c8738050..09936d51 100644 --- a/DRAMSys/library/src/simulation/Arbiter.h +++ b/DRAMSys/library/src/simulation/Arbiter.h @@ -1,5 +1,5 @@ /* - * Copyright (c) 2015, University of Kaiserslautern + * Copyright (c) 2015, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/library/src/simulation/DRAMSys.cpp b/DRAMSys/library/src/simulation/DRAMSys.cpp index 5991560b..eae66646 100644 --- a/DRAMSys/library/src/simulation/DRAMSys.cpp +++ b/DRAMSys/library/src/simulation/DRAMSys.cpp @@ -1,5 +1,5 @@ /* - * Copyright (c) 2015, University of Kaiserslautern + * Copyright (c) 2015, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without @@ -149,7 +149,7 @@ void DRAMSys::logo() std::cout << REDTXT(" |||") << std::endl; std::cout << REDTXT(" +---+ Microelectronic Systems") << std::endl; std::cout << REDTXT("=| |= Design Research Group") << std::endl; - std::cout << REDTXT("=| |= ") << BOLDBLUETXT("University of Kaiserslautern") + std::cout << REDTXT("=| |= ") << BOLDBLUETXT("Technische Universität Kaiserslautern") << std::endl; std::cout << REDTXT(" +---+ ") << std::endl; std::cout << REDTXT(" ||| ") << "DRAMSys4.0" << std::endl; diff --git a/DRAMSys/library/src/simulation/DRAMSys.h b/DRAMSys/library/src/simulation/DRAMSys.h index 4738a4fb..d8a96606 100644 --- a/DRAMSys/library/src/simulation/DRAMSys.h +++ b/DRAMSys/library/src/simulation/DRAMSys.h @@ -1,5 +1,5 @@ /* - * Copyright (c) 2015, University of Kaiserslautern + * Copyright (c) 2015, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/library/src/simulation/DRAMSysRecordable.cpp b/DRAMSys/library/src/simulation/DRAMSysRecordable.cpp index c799d8c1..93b92a33 100644 --- a/DRAMSys/library/src/simulation/DRAMSysRecordable.cpp +++ b/DRAMSys/library/src/simulation/DRAMSysRecordable.cpp @@ -1,5 +1,5 @@ /* - * Copyright (c) 2020, University of Kaiserslautern + * Copyright (c) 2020, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/library/src/simulation/DRAMSysRecordable.h b/DRAMSys/library/src/simulation/DRAMSysRecordable.h index 318d9307..b2f10c8f 100644 --- a/DRAMSys/library/src/simulation/DRAMSysRecordable.h +++ b/DRAMSys/library/src/simulation/DRAMSysRecordable.h @@ -1,5 +1,5 @@ /* - * Copyright (c) 2020, University of Kaiserslautern + * Copyright (c) 2020, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/library/src/simulation/ReorderBuffer.h b/DRAMSys/library/src/simulation/ReorderBuffer.h index bb0b925e..b1f4718d 100644 --- a/DRAMSys/library/src/simulation/ReorderBuffer.h +++ b/DRAMSys/library/src/simulation/ReorderBuffer.h @@ -1,5 +1,5 @@ /* - * Copyright (c) 2015, University of Kaiserslautern + * Copyright (c) 2015, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/library/src/simulation/TemperatureController.cpp b/DRAMSys/library/src/simulation/TemperatureController.cpp index 04fb716d..f6d9b384 100644 --- a/DRAMSys/library/src/simulation/TemperatureController.cpp +++ b/DRAMSys/library/src/simulation/TemperatureController.cpp @@ -1,5 +1,5 @@ /* - * Copyright (c) 2015, University of Kaiserslautern + * Copyright (c) 2015, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/library/src/simulation/TemperatureController.h b/DRAMSys/library/src/simulation/TemperatureController.h index 91e77082..a6408245 100644 --- a/DRAMSys/library/src/simulation/TemperatureController.h +++ b/DRAMSys/library/src/simulation/TemperatureController.h @@ -1,5 +1,5 @@ /* - * Copyright (c) 2015, University of Kaiserslautern + * Copyright (c) 2015, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/library/src/simulation/dram/Dram.cpp b/DRAMSys/library/src/simulation/dram/Dram.cpp index 845cbfbe..fcbe7677 100644 --- a/DRAMSys/library/src/simulation/dram/Dram.cpp +++ b/DRAMSys/library/src/simulation/dram/Dram.cpp @@ -1,5 +1,5 @@ /* - * Copyright (c) 2015, University of Kaiserslautern + * Copyright (c) 2015, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/library/src/simulation/dram/Dram.h b/DRAMSys/library/src/simulation/dram/Dram.h index 5a068c67..518b1707 100644 --- a/DRAMSys/library/src/simulation/dram/Dram.h +++ b/DRAMSys/library/src/simulation/dram/Dram.h @@ -1,5 +1,5 @@ /* - * Copyright (c) 2015, University of Kaiserslautern + * Copyright (c) 2015, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/library/src/simulation/dram/DramDDR3.cpp b/DRAMSys/library/src/simulation/dram/DramDDR3.cpp index 0e785ae2..da039524 100644 --- a/DRAMSys/library/src/simulation/dram/DramDDR3.cpp +++ b/DRAMSys/library/src/simulation/dram/DramDDR3.cpp @@ -1,5 +1,5 @@ /* - * Copyright (c) 2019, University of Kaiserslautern + * Copyright (c) 2019, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/library/src/simulation/dram/DramDDR3.h b/DRAMSys/library/src/simulation/dram/DramDDR3.h index 1c1a9ffe..13545740 100644 --- a/DRAMSys/library/src/simulation/dram/DramDDR3.h +++ b/DRAMSys/library/src/simulation/dram/DramDDR3.h @@ -1,5 +1,5 @@ /* - * Copyright (c) 2019, University of Kaiserslautern + * Copyright (c) 2019, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/library/src/simulation/dram/DramDDR4.cpp b/DRAMSys/library/src/simulation/dram/DramDDR4.cpp index 0ed29672..751f4e30 100644 --- a/DRAMSys/library/src/simulation/dram/DramDDR4.cpp +++ b/DRAMSys/library/src/simulation/dram/DramDDR4.cpp @@ -1,5 +1,5 @@ /* - * Copyright (c) 2019, University of Kaiserslautern + * Copyright (c) 2019, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/library/src/simulation/dram/DramDDR4.h b/DRAMSys/library/src/simulation/dram/DramDDR4.h index bb901591..3e68eb1b 100644 --- a/DRAMSys/library/src/simulation/dram/DramDDR4.h +++ b/DRAMSys/library/src/simulation/dram/DramDDR4.h @@ -1,5 +1,5 @@ /* - * Copyright (c) 2019, University of Kaiserslautern + * Copyright (c) 2019, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/library/src/simulation/dram/DramGDDR5.cpp b/DRAMSys/library/src/simulation/dram/DramGDDR5.cpp index 3d5f2e48..552ff81d 100644 --- a/DRAMSys/library/src/simulation/dram/DramGDDR5.cpp +++ b/DRAMSys/library/src/simulation/dram/DramGDDR5.cpp @@ -1,5 +1,5 @@ /* - * Copyright (c) 2019, University of Kaiserslautern + * Copyright (c) 2019, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/library/src/simulation/dram/DramGDDR5.h b/DRAMSys/library/src/simulation/dram/DramGDDR5.h index e35bc380..ced59f23 100644 --- a/DRAMSys/library/src/simulation/dram/DramGDDR5.h +++ b/DRAMSys/library/src/simulation/dram/DramGDDR5.h @@ -1,5 +1,5 @@ /* - * Copyright (c) 2019, University of Kaiserslautern + * Copyright (c) 2019, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/library/src/simulation/dram/DramGDDR5X.cpp b/DRAMSys/library/src/simulation/dram/DramGDDR5X.cpp index 48105864..7db5f265 100644 --- a/DRAMSys/library/src/simulation/dram/DramGDDR5X.cpp +++ b/DRAMSys/library/src/simulation/dram/DramGDDR5X.cpp @@ -1,5 +1,5 @@ /* - * Copyright (c) 2019, University of Kaiserslautern + * Copyright (c) 2019, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/library/src/simulation/dram/DramGDDR5X.h b/DRAMSys/library/src/simulation/dram/DramGDDR5X.h index dedf1f8d..7027c6ae 100644 --- a/DRAMSys/library/src/simulation/dram/DramGDDR5X.h +++ b/DRAMSys/library/src/simulation/dram/DramGDDR5X.h @@ -1,5 +1,5 @@ /* - * Copyright (c) 2019, University of Kaiserslautern + * Copyright (c) 2019, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/library/src/simulation/dram/DramGDDR6.cpp b/DRAMSys/library/src/simulation/dram/DramGDDR6.cpp index 9ff895ee..a144c211 100644 --- a/DRAMSys/library/src/simulation/dram/DramGDDR6.cpp +++ b/DRAMSys/library/src/simulation/dram/DramGDDR6.cpp @@ -1,5 +1,5 @@ /* - * Copyright (c) 2019, University of Kaiserslautern + * Copyright (c) 2019, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/library/src/simulation/dram/DramGDDR6.h b/DRAMSys/library/src/simulation/dram/DramGDDR6.h index 07f586c2..02904fd4 100644 --- a/DRAMSys/library/src/simulation/dram/DramGDDR6.h +++ b/DRAMSys/library/src/simulation/dram/DramGDDR6.h @@ -1,5 +1,5 @@ /* - * Copyright (c) 2019, University of Kaiserslautern + * Copyright (c) 2019, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/library/src/simulation/dram/DramHBM2.cpp b/DRAMSys/library/src/simulation/dram/DramHBM2.cpp index 395ca2da..a803d1a6 100644 --- a/DRAMSys/library/src/simulation/dram/DramHBM2.cpp +++ b/DRAMSys/library/src/simulation/dram/DramHBM2.cpp @@ -1,5 +1,5 @@ /* - * Copyright (c) 2019, University of Kaiserslautern + * Copyright (c) 2019, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/library/src/simulation/dram/DramHBM2.h b/DRAMSys/library/src/simulation/dram/DramHBM2.h index 0b2861fa..eaa86278 100644 --- a/DRAMSys/library/src/simulation/dram/DramHBM2.h +++ b/DRAMSys/library/src/simulation/dram/DramHBM2.h @@ -1,5 +1,5 @@ /* - * Copyright (c) 2019, University of Kaiserslautern + * Copyright (c) 2019, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/library/src/simulation/dram/DramLPDDR4.cpp b/DRAMSys/library/src/simulation/dram/DramLPDDR4.cpp index 3587606c..de60b0da 100644 --- a/DRAMSys/library/src/simulation/dram/DramLPDDR4.cpp +++ b/DRAMSys/library/src/simulation/dram/DramLPDDR4.cpp @@ -1,5 +1,5 @@ /* - * Copyright (c) 2019, University of Kaiserslautern + * Copyright (c) 2019, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/library/src/simulation/dram/DramLPDDR4.h b/DRAMSys/library/src/simulation/dram/DramLPDDR4.h index 31271928..0116e722 100644 --- a/DRAMSys/library/src/simulation/dram/DramLPDDR4.h +++ b/DRAMSys/library/src/simulation/dram/DramLPDDR4.h @@ -1,5 +1,5 @@ /* - * Copyright (c) 2019, University of Kaiserslautern + * Copyright (c) 2019, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/library/src/simulation/dram/DramRecordable.cpp b/DRAMSys/library/src/simulation/dram/DramRecordable.cpp index 424709ba..3b9215ef 100644 --- a/DRAMSys/library/src/simulation/dram/DramRecordable.cpp +++ b/DRAMSys/library/src/simulation/dram/DramRecordable.cpp @@ -1,5 +1,5 @@ /* - * Copyright (c) 2019, University of Kaiserslautern + * Copyright (c) 2019, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/library/src/simulation/dram/DramRecordable.h b/DRAMSys/library/src/simulation/dram/DramRecordable.h index db668652..c2c901c2 100644 --- a/DRAMSys/library/src/simulation/dram/DramRecordable.h +++ b/DRAMSys/library/src/simulation/dram/DramRecordable.h @@ -1,5 +1,5 @@ /* - * Copyright (c) 2019, University of Kaiserslautern + * Copyright (c) 2019, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/library/src/simulation/dram/DramWideIO.cpp b/DRAMSys/library/src/simulation/dram/DramWideIO.cpp index 13ebb2ea..eeb78d01 100644 --- a/DRAMSys/library/src/simulation/dram/DramWideIO.cpp +++ b/DRAMSys/library/src/simulation/dram/DramWideIO.cpp @@ -1,5 +1,5 @@ /* - * Copyright (c) 2019, University of Kaiserslautern + * Copyright (c) 2019, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/library/src/simulation/dram/DramWideIO.h b/DRAMSys/library/src/simulation/dram/DramWideIO.h index 8f0ae6d5..b54c8c15 100644 --- a/DRAMSys/library/src/simulation/dram/DramWideIO.h +++ b/DRAMSys/library/src/simulation/dram/DramWideIO.h @@ -1,5 +1,5 @@ /* - * Copyright (c) 2019, University of Kaiserslautern + * Copyright (c) 2019, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/library/src/simulation/dram/DramWideIO2.cpp b/DRAMSys/library/src/simulation/dram/DramWideIO2.cpp index 8d2ac226..aba04086 100644 --- a/DRAMSys/library/src/simulation/dram/DramWideIO2.cpp +++ b/DRAMSys/library/src/simulation/dram/DramWideIO2.cpp @@ -1,5 +1,5 @@ /* - * Copyright (c) 2019, University of Kaiserslautern + * Copyright (c) 2019, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/library/src/simulation/dram/DramWideIO2.h b/DRAMSys/library/src/simulation/dram/DramWideIO2.h index d51f7e4f..8e00c077 100644 --- a/DRAMSys/library/src/simulation/dram/DramWideIO2.h +++ b/DRAMSys/library/src/simulation/dram/DramWideIO2.h @@ -1,5 +1,5 @@ /* - * Copyright (c) 2019, University of Kaiserslautern + * Copyright (c) 2019, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/pct/createPlatform.tcl b/DRAMSys/pct/createPlatform.tcl index fd567c82..1da5d5ee 100644 --- a/DRAMSys/pct/createPlatform.tcl +++ b/DRAMSys/pct/createPlatform.tcl @@ -1,6 +1,6 @@ #!/usr/bin/tclsh # -# Copyright (c) 2017, University of Kaiserslautern +# Copyright (c) 2017, Technische Universität Kaiserslautern # All rights reserved. # # Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/pct/dummy.h b/DRAMSys/pct/dummy.h index d4ad3fbc..2f4afec1 100644 --- a/DRAMSys/pct/dummy.h +++ b/DRAMSys/pct/dummy.h @@ -1,5 +1,5 @@ /* - * Copyright (c) 2017, University of Kaiserslautern + * Copyright (c) 2017, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/simulator/CMakeLists.txt b/DRAMSys/simulator/CMakeLists.txt index 3018a14f..1fba5b3f 100644 --- a/DRAMSys/simulator/CMakeLists.txt +++ b/DRAMSys/simulator/CMakeLists.txt @@ -1,4 +1,4 @@ -# Copyright (c) 2020, Fraunhofer IESE +# Copyright (c) 2020, Technische Universität Kaiserslautern # All rights reserved. # # Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/simulator/ExampleInitiator.h b/DRAMSys/simulator/ExampleInitiator.h index b3e3845f..9633df0c 100644 --- a/DRAMSys/simulator/ExampleInitiator.h +++ b/DRAMSys/simulator/ExampleInitiator.h @@ -1,3 +1,38 @@ +/* + * Copyright (c) 2016, Technische Universität Kaiserslautern + * All rights reserved. + * + * Redistribution and use in source and binary forms, with or without + * modification, are permitted provided that the following conditions are + * met: + * + * 1. Redistributions of source code must retain the above copyright notice, + * this list of conditions and the following disclaimer. + * + * 2. Redistributions in binary form must reproduce the above copyright + * notice, this list of conditions and the following disclaimer in the + * documentation and/or other materials provided with the distribution. + * + * 3. Neither the name of the copyright holder nor the names of its + * contributors may be used to endorse or promote products derived from + * this software without specific prior written permission. + * + * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS + * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED + * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR + * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER + * OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, + * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, + * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR + * PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF + * LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING + * NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS + * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. + * + * Authors: + * Eder F. Zulian + */ + #ifndef EXAMPLEINITIATOR_H #define EXAMPLEINITIATOR_H diff --git a/DRAMSys/simulator/MemoryManager.cpp b/DRAMSys/simulator/MemoryManager.cpp index 6a73026b..331883a3 100644 --- a/DRAMSys/simulator/MemoryManager.cpp +++ b/DRAMSys/simulator/MemoryManager.cpp @@ -1,5 +1,5 @@ /* - * Copyright (c) 2015, University of Kaiserslautern + * Copyright (c) 2015, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/simulator/MemoryManager.h b/DRAMSys/simulator/MemoryManager.h index b38930f6..f7bdd32f 100644 --- a/DRAMSys/simulator/MemoryManager.h +++ b/DRAMSys/simulator/MemoryManager.h @@ -1,5 +1,5 @@ /* - * Copyright (c) 2015, University of Kaiserslautern + * Copyright (c) 2015, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/simulator/StlPlayer.h b/DRAMSys/simulator/StlPlayer.h index e55b568c..1eb915a4 100644 --- a/DRAMSys/simulator/StlPlayer.h +++ b/DRAMSys/simulator/StlPlayer.h @@ -1,5 +1,5 @@ /* - * Copyright (c) 2015, University of Kaiserslautern + * Copyright (c) 2015, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/simulator/TraceGenerator.h b/DRAMSys/simulator/TraceGenerator.h index d2e50689..d39edfc6 100644 --- a/DRAMSys/simulator/TraceGenerator.h +++ b/DRAMSys/simulator/TraceGenerator.h @@ -1,5 +1,5 @@ /* - * Copyright (c) 2015, University of Kaiserslautern + * Copyright (c) 2015, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/simulator/TracePlayer.cpp b/DRAMSys/simulator/TracePlayer.cpp index d1f2787b..1dc090fd 100644 --- a/DRAMSys/simulator/TracePlayer.cpp +++ b/DRAMSys/simulator/TracePlayer.cpp @@ -1,5 +1,5 @@ /* - * Copyright (c) 2015, University of Kaiserslautern + * Copyright (c) 2015, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/simulator/TracePlayer.h b/DRAMSys/simulator/TracePlayer.h index 445f8c29..638bb421 100644 --- a/DRAMSys/simulator/TracePlayer.h +++ b/DRAMSys/simulator/TracePlayer.h @@ -1,5 +1,5 @@ /* - * Copyright (c) 2015, University of Kaiserslautern + * Copyright (c) 2015, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/simulator/TracePlayerListener.h b/DRAMSys/simulator/TracePlayerListener.h index b05ccd74..c4bd7460 100644 --- a/DRAMSys/simulator/TracePlayerListener.h +++ b/DRAMSys/simulator/TracePlayerListener.h @@ -1,5 +1,5 @@ /* - * Copyright (c) 2015, University of Kaiserslautern + * Copyright (c) 2015, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/simulator/TraceSetup.cpp b/DRAMSys/simulator/TraceSetup.cpp index a560f0d6..28c42cf1 100644 --- a/DRAMSys/simulator/TraceSetup.cpp +++ b/DRAMSys/simulator/TraceSetup.cpp @@ -1,5 +1,5 @@ /* - * Copyright (c) 2017, University of Kaiserslautern + * Copyright (c) 2017, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/simulator/TraceSetup.h b/DRAMSys/simulator/TraceSetup.h index a8f5fb4a..6d3f1f48 100644 --- a/DRAMSys/simulator/TraceSetup.h +++ b/DRAMSys/simulator/TraceSetup.h @@ -1,5 +1,5 @@ /* - * Copyright (c) 2017, University of Kaiserslautern + * Copyright (c) 2017, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/simulator/main.cpp b/DRAMSys/simulator/main.cpp index 7a99c49e..c0c93065 100644 --- a/DRAMSys/simulator/main.cpp +++ b/DRAMSys/simulator/main.cpp @@ -1,5 +1,5 @@ /* - * Copyright (c) 2015, University of Kaiserslautern + * Copyright (c) 2015, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/traceAnalyzer/CMakeLists.txt b/DRAMSys/traceAnalyzer/CMakeLists.txt index 00a70740..fd6d6240 100644 --- a/DRAMSys/traceAnalyzer/CMakeLists.txt +++ b/DRAMSys/traceAnalyzer/CMakeLists.txt @@ -1,4 +1,4 @@ -# Copyright (c) 2020, Fraunhofer IESE +# Copyright (c) 2020, Technische Universität Kaiserslautern # All rights reserved. # # Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/traceAnalyzer/businessObjects/calculatedMetric.h b/DRAMSys/traceAnalyzer/businessObjects/calculatedMetric.h index d5ee6d13..f1478354 100644 --- a/DRAMSys/traceAnalyzer/businessObjects/calculatedMetric.h +++ b/DRAMSys/traceAnalyzer/businessObjects/calculatedMetric.h @@ -1,5 +1,5 @@ /* - * Copyright (c) 2015, University of Kaiserslautern + * Copyright (c) 2015, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/traceAnalyzer/businessObjects/commandlengths.h b/DRAMSys/traceAnalyzer/businessObjects/commandlengths.h index 63c9ed75..fad3eff2 100644 --- a/DRAMSys/traceAnalyzer/businessObjects/commandlengths.h +++ b/DRAMSys/traceAnalyzer/businessObjects/commandlengths.h @@ -1,5 +1,5 @@ /* - * Copyright (c) 2019, University of Kaiserslautern + * Copyright (c) 2019, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/traceAnalyzer/businessObjects/comment.h b/DRAMSys/traceAnalyzer/businessObjects/comment.h index c4b56d05..9b6a8a9d 100644 --- a/DRAMSys/traceAnalyzer/businessObjects/comment.h +++ b/DRAMSys/traceAnalyzer/businessObjects/comment.h @@ -1,5 +1,5 @@ /* - * Copyright (c) 2015, University of Kaiserslautern + * Copyright (c) 2015, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/traceAnalyzer/businessObjects/generalinfo.h b/DRAMSys/traceAnalyzer/businessObjects/generalinfo.h index a2858cdb..a86b8d62 100644 --- a/DRAMSys/traceAnalyzer/businessObjects/generalinfo.h +++ b/DRAMSys/traceAnalyzer/businessObjects/generalinfo.h @@ -1,5 +1,5 @@ /* - * Copyright (c) 2015, University of Kaiserslautern + * Copyright (c) 2015, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/traceAnalyzer/businessObjects/phases/phase.cpp b/DRAMSys/traceAnalyzer/businessObjects/phases/phase.cpp index 45163619..1f88cc24 100644 --- a/DRAMSys/traceAnalyzer/businessObjects/phases/phase.cpp +++ b/DRAMSys/traceAnalyzer/businessObjects/phases/phase.cpp @@ -1,5 +1,5 @@ /* - * Copyright (c) 2015, University of Kaiserslautern + * Copyright (c) 2015, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/traceAnalyzer/businessObjects/phases/phase.h b/DRAMSys/traceAnalyzer/businessObjects/phases/phase.h index 5de756e0..ae5cbc3c 100644 --- a/DRAMSys/traceAnalyzer/businessObjects/phases/phase.h +++ b/DRAMSys/traceAnalyzer/businessObjects/phases/phase.h @@ -1,5 +1,5 @@ /* - * Copyright (c) 2015, University of Kaiserslautern + * Copyright (c) 2015, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/traceAnalyzer/businessObjects/phases/phasefactory.cpp b/DRAMSys/traceAnalyzer/businessObjects/phases/phasefactory.cpp index e505deb7..9156a5d8 100644 --- a/DRAMSys/traceAnalyzer/businessObjects/phases/phasefactory.cpp +++ b/DRAMSys/traceAnalyzer/businessObjects/phases/phasefactory.cpp @@ -1,5 +1,5 @@ /* - * Copyright (c) 2015, University of Kaiserslautern + * Copyright (c) 2015, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/traceAnalyzer/businessObjects/phases/phasefactory.h b/DRAMSys/traceAnalyzer/businessObjects/phases/phasefactory.h index c50a667c..4c01e794 100644 --- a/DRAMSys/traceAnalyzer/businessObjects/phases/phasefactory.h +++ b/DRAMSys/traceAnalyzer/businessObjects/phases/phasefactory.h @@ -1,5 +1,5 @@ /* - * Copyright (c) 2015, University of Kaiserslautern + * Copyright (c) 2015, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/traceAnalyzer/businessObjects/pythoncaller.cpp b/DRAMSys/traceAnalyzer/businessObjects/pythoncaller.cpp index 21d6326f..324707d4 100644 --- a/DRAMSys/traceAnalyzer/businessObjects/pythoncaller.cpp +++ b/DRAMSys/traceAnalyzer/businessObjects/pythoncaller.cpp @@ -1,5 +1,5 @@ /* - * Copyright (c) 2015, University of Kaiserslautern + * Copyright (c) 2015, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/traceAnalyzer/businessObjects/pythoncaller.h b/DRAMSys/traceAnalyzer/businessObjects/pythoncaller.h index 9eceec38..a0ac37aa 100644 --- a/DRAMSys/traceAnalyzer/businessObjects/pythoncaller.h +++ b/DRAMSys/traceAnalyzer/businessObjects/pythoncaller.h @@ -1,5 +1,5 @@ /* - * Copyright (c) 2015, University of Kaiserslautern + * Copyright (c) 2015, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/traceAnalyzer/businessObjects/testresult.h b/DRAMSys/traceAnalyzer/businessObjects/testresult.h index 8e3ea76e..a56788e1 100644 --- a/DRAMSys/traceAnalyzer/businessObjects/testresult.h +++ b/DRAMSys/traceAnalyzer/businessObjects/testresult.h @@ -1,5 +1,5 @@ /* - * Copyright (c) 2015, University of Kaiserslautern + * Copyright (c) 2015, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/traceAnalyzer/businessObjects/timespan.cpp b/DRAMSys/traceAnalyzer/businessObjects/timespan.cpp index f58cd24a..0b964a78 100644 --- a/DRAMSys/traceAnalyzer/businessObjects/timespan.cpp +++ b/DRAMSys/traceAnalyzer/businessObjects/timespan.cpp @@ -1,5 +1,5 @@ /* - * Copyright (c) 2015, University of Kaiserslautern + * Copyright (c) 2015, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/traceAnalyzer/businessObjects/timespan.h b/DRAMSys/traceAnalyzer/businessObjects/timespan.h index f9da3514..0b4dd72f 100644 --- a/DRAMSys/traceAnalyzer/businessObjects/timespan.h +++ b/DRAMSys/traceAnalyzer/businessObjects/timespan.h @@ -1,5 +1,5 @@ /* - * Copyright (c) 2015, University of Kaiserslautern + * Copyright (c) 2015, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/traceAnalyzer/businessObjects/tracecalculatedmetrics.h b/DRAMSys/traceAnalyzer/businessObjects/tracecalculatedmetrics.h index 8de71297..7c67916a 100644 --- a/DRAMSys/traceAnalyzer/businessObjects/tracecalculatedmetrics.h +++ b/DRAMSys/traceAnalyzer/businessObjects/tracecalculatedmetrics.h @@ -1,5 +1,5 @@ /* - * Copyright (c) 2015, University of Kaiserslautern + * Copyright (c) 2015, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/traceAnalyzer/businessObjects/tracetestresults.cpp b/DRAMSys/traceAnalyzer/businessObjects/tracetestresults.cpp index 448ffce8..402883b9 100644 --- a/DRAMSys/traceAnalyzer/businessObjects/tracetestresults.cpp +++ b/DRAMSys/traceAnalyzer/businessObjects/tracetestresults.cpp @@ -1,5 +1,5 @@ /* - * Copyright (c) 2015, University of Kaiserslautern + * Copyright (c) 2015, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/traceAnalyzer/businessObjects/tracetestresults.h b/DRAMSys/traceAnalyzer/businessObjects/tracetestresults.h index 3ed6d96f..148a775d 100644 --- a/DRAMSys/traceAnalyzer/businessObjects/tracetestresults.h +++ b/DRAMSys/traceAnalyzer/businessObjects/tracetestresults.h @@ -1,5 +1,5 @@ /* - * Copyright (c) 2015, University of Kaiserslautern + * Copyright (c) 2015, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/traceAnalyzer/businessObjects/tracetime.h b/DRAMSys/traceAnalyzer/businessObjects/tracetime.h index a50bd098..6ea16e42 100644 --- a/DRAMSys/traceAnalyzer/businessObjects/tracetime.h +++ b/DRAMSys/traceAnalyzer/businessObjects/tracetime.h @@ -1,5 +1,5 @@ /* - * Copyright (c) 2015, University of Kaiserslautern + * Copyright (c) 2015, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/traceAnalyzer/businessObjects/transaction.cpp b/DRAMSys/traceAnalyzer/businessObjects/transaction.cpp index 306141fd..389915c8 100644 --- a/DRAMSys/traceAnalyzer/businessObjects/transaction.cpp +++ b/DRAMSys/traceAnalyzer/businessObjects/transaction.cpp @@ -1,5 +1,5 @@ /* - * Copyright (c) 2015, University of Kaiserslautern + * Copyright (c) 2015, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/traceAnalyzer/businessObjects/transaction.h b/DRAMSys/traceAnalyzer/businessObjects/transaction.h index d58a7c56..723cfc8f 100644 --- a/DRAMSys/traceAnalyzer/businessObjects/transaction.h +++ b/DRAMSys/traceAnalyzer/businessObjects/transaction.h @@ -1,5 +1,5 @@ /* - * Copyright (c) 2015, University of Kaiserslautern + * Copyright (c) 2015, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/traceAnalyzer/data/QueryTexts.h b/DRAMSys/traceAnalyzer/data/QueryTexts.h index 96aab29e..4101d106 100644 --- a/DRAMSys/traceAnalyzer/data/QueryTexts.h +++ b/DRAMSys/traceAnalyzer/data/QueryTexts.h @@ -1,5 +1,5 @@ /* - * Copyright (c) 2015, University of Kaiserslautern + * Copyright (c) 2015, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/traceAnalyzer/data/tracedb.cpp b/DRAMSys/traceAnalyzer/data/tracedb.cpp index c3ec15dd..d8f177ca 100644 --- a/DRAMSys/traceAnalyzer/data/tracedb.cpp +++ b/DRAMSys/traceAnalyzer/data/tracedb.cpp @@ -1,5 +1,5 @@ /* - * Copyright (c) 2015, University of Kaiserslautern + * Copyright (c) 2015, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/traceAnalyzer/data/tracedb.h b/DRAMSys/traceAnalyzer/data/tracedb.h index 60afb9b8..57a87055 100644 --- a/DRAMSys/traceAnalyzer/data/tracedb.h +++ b/DRAMSys/traceAnalyzer/data/tracedb.h @@ -1,5 +1,5 @@ /* - * Copyright (c) 2015, University of Kaiserslautern + * Copyright (c) 2015, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/traceAnalyzer/evaluationtool.cpp b/DRAMSys/traceAnalyzer/evaluationtool.cpp index e4ef6f15..09b96b13 100644 --- a/DRAMSys/traceAnalyzer/evaluationtool.cpp +++ b/DRAMSys/traceAnalyzer/evaluationtool.cpp @@ -1,5 +1,5 @@ /* - * Copyright (c) 2015, University of Kaiserslautern + * Copyright (c) 2015, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/traceAnalyzer/evaluationtool.h b/DRAMSys/traceAnalyzer/evaluationtool.h index 81364e07..509cfc3c 100644 --- a/DRAMSys/traceAnalyzer/evaluationtool.h +++ b/DRAMSys/traceAnalyzer/evaluationtool.h @@ -1,5 +1,5 @@ /* - * Copyright (c) 2015, University of Kaiserslautern + * Copyright (c) 2015, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/traceAnalyzer/gototimedialog.cpp b/DRAMSys/traceAnalyzer/gototimedialog.cpp index aefe224f..6adda3f1 100644 --- a/DRAMSys/traceAnalyzer/gototimedialog.cpp +++ b/DRAMSys/traceAnalyzer/gototimedialog.cpp @@ -1,5 +1,5 @@ /* - * Copyright (c) 2015, University of Kaiserslautern + * Copyright (c) 2015, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/traceAnalyzer/gototimedialog.h b/DRAMSys/traceAnalyzer/gototimedialog.h index 9e1b1b62..df06e7a7 100644 --- a/DRAMSys/traceAnalyzer/gototimedialog.h +++ b/DRAMSys/traceAnalyzer/gototimedialog.h @@ -1,5 +1,5 @@ /* - * Copyright (c) 2015, University of Kaiserslautern + * Copyright (c) 2015, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/traceAnalyzer/main.cpp b/DRAMSys/traceAnalyzer/main.cpp index 39ccc91a..a5277395 100644 --- a/DRAMSys/traceAnalyzer/main.cpp +++ b/DRAMSys/traceAnalyzer/main.cpp @@ -1,5 +1,5 @@ /* - * Copyright (c) 2015, University of Kaiserslautern + * Copyright (c) 2015, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/traceAnalyzer/mainwindow.cpp b/DRAMSys/traceAnalyzer/mainwindow.cpp index 0e911285..2b0ba7bd 100644 --- a/DRAMSys/traceAnalyzer/mainwindow.cpp +++ b/DRAMSys/traceAnalyzer/mainwindow.cpp @@ -1,5 +1,5 @@ /* - * Copyright (c) 2015, University of Kaiserslautern + * Copyright (c) 2015, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/traceAnalyzer/mainwindow.h b/DRAMSys/traceAnalyzer/mainwindow.h index 4b07fe0c..794d7f22 100644 --- a/DRAMSys/traceAnalyzer/mainwindow.h +++ b/DRAMSys/traceAnalyzer/mainwindow.h @@ -1,5 +1,5 @@ /* - * Copyright (c) 2015, University of Kaiserslautern + * Copyright (c) 2015, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/traceAnalyzer/markerplotitem.cpp b/DRAMSys/traceAnalyzer/markerplotitem.cpp index 3b08c865..9945814a 100644 --- a/DRAMSys/traceAnalyzer/markerplotitem.cpp +++ b/DRAMSys/traceAnalyzer/markerplotitem.cpp @@ -1,5 +1,5 @@ /* - * Copyright (c) 2015, University of Kaiserslautern + * Copyright (c) 2015, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/traceAnalyzer/markerplotitem.h b/DRAMSys/traceAnalyzer/markerplotitem.h index 68a802b2..6e04876d 100644 --- a/DRAMSys/traceAnalyzer/markerplotitem.h +++ b/DRAMSys/traceAnalyzer/markerplotitem.h @@ -1,5 +1,5 @@ /* - * Copyright (c) 2015, University of Kaiserslautern + * Copyright (c) 2015, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/traceAnalyzer/presentation/commenttreewidget.cpp b/DRAMSys/traceAnalyzer/presentation/commenttreewidget.cpp index 744468a6..17fee5e5 100644 --- a/DRAMSys/traceAnalyzer/presentation/commenttreewidget.cpp +++ b/DRAMSys/traceAnalyzer/presentation/commenttreewidget.cpp @@ -1,5 +1,5 @@ /* - * Copyright (c) 2015, University of Kaiserslautern + * Copyright (c) 2015, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/traceAnalyzer/presentation/commenttreewidget.h b/DRAMSys/traceAnalyzer/presentation/commenttreewidget.h index 4b1f67b2..8a9d1c48 100644 --- a/DRAMSys/traceAnalyzer/presentation/commenttreewidget.h +++ b/DRAMSys/traceAnalyzer/presentation/commenttreewidget.h @@ -1,5 +1,5 @@ /* - * Copyright (c) 2015, University of Kaiserslautern + * Copyright (c) 2015, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/traceAnalyzer/presentation/debugmessagetreewidget.cpp b/DRAMSys/traceAnalyzer/presentation/debugmessagetreewidget.cpp index f9dc6666..df4bdee1 100644 --- a/DRAMSys/traceAnalyzer/presentation/debugmessagetreewidget.cpp +++ b/DRAMSys/traceAnalyzer/presentation/debugmessagetreewidget.cpp @@ -1,5 +1,5 @@ /* - * Copyright (c) 2015, University of Kaiserslautern + * Copyright (c) 2015, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/traceAnalyzer/presentation/debugmessagetreewidget.h b/DRAMSys/traceAnalyzer/presentation/debugmessagetreewidget.h index c884aa8d..906188c6 100644 --- a/DRAMSys/traceAnalyzer/presentation/debugmessagetreewidget.h +++ b/DRAMSys/traceAnalyzer/presentation/debugmessagetreewidget.h @@ -1,5 +1,5 @@ /* - * Copyright (c) 2015, University of Kaiserslautern + * Copyright (c) 2015, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/traceAnalyzer/presentation/selectedtransactiontreewidget.cpp b/DRAMSys/traceAnalyzer/presentation/selectedtransactiontreewidget.cpp index 28d16ac7..b830ddc4 100644 --- a/DRAMSys/traceAnalyzer/presentation/selectedtransactiontreewidget.cpp +++ b/DRAMSys/traceAnalyzer/presentation/selectedtransactiontreewidget.cpp @@ -1,5 +1,5 @@ /* - * Copyright (c) 2015, University of Kaiserslautern + * Copyright (c) 2015, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/traceAnalyzer/presentation/selectedtransactiontreewidget.h b/DRAMSys/traceAnalyzer/presentation/selectedtransactiontreewidget.h index cfa4f229..8fe56ba4 100644 --- a/DRAMSys/traceAnalyzer/presentation/selectedtransactiontreewidget.h +++ b/DRAMSys/traceAnalyzer/presentation/selectedtransactiontreewidget.h @@ -1,5 +1,5 @@ /* - * Copyright (c) 2015, University of Kaiserslautern + * Copyright (c) 2015, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/traceAnalyzer/presentation/tracePlotMouseLabel.cpp b/DRAMSys/traceAnalyzer/presentation/tracePlotMouseLabel.cpp index 7210de34..7ef7271d 100644 --- a/DRAMSys/traceAnalyzer/presentation/tracePlotMouseLabel.cpp +++ b/DRAMSys/traceAnalyzer/presentation/tracePlotMouseLabel.cpp @@ -1,5 +1,5 @@ /* - * Copyright (c) 2015, University of Kaiserslautern + * Copyright (c) 2015, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/traceAnalyzer/presentation/tracePlotMouseLabel.h b/DRAMSys/traceAnalyzer/presentation/tracePlotMouseLabel.h index 20d73354..2c35d7ee 100644 --- a/DRAMSys/traceAnalyzer/presentation/tracePlotMouseLabel.h +++ b/DRAMSys/traceAnalyzer/presentation/tracePlotMouseLabel.h @@ -1,5 +1,5 @@ /* - * Copyright (c) 2015, University of Kaiserslautern + * Copyright (c) 2015, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/traceAnalyzer/presentation/tracedrawing.cpp b/DRAMSys/traceAnalyzer/presentation/tracedrawing.cpp index eeb19a91..023cfd61 100644 --- a/DRAMSys/traceAnalyzer/presentation/tracedrawing.cpp +++ b/DRAMSys/traceAnalyzer/presentation/tracedrawing.cpp @@ -1,5 +1,5 @@ /* - * Copyright (c) 2015, University of Kaiserslautern + * Copyright (c) 2015, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/traceAnalyzer/presentation/tracedrawing.h b/DRAMSys/traceAnalyzer/presentation/tracedrawing.h index 0deef07e..c3fee73d 100644 --- a/DRAMSys/traceAnalyzer/presentation/tracedrawing.h +++ b/DRAMSys/traceAnalyzer/presentation/tracedrawing.h @@ -1,5 +1,5 @@ /* - * Copyright (c) 2015, University of Kaiserslautern + * Copyright (c) 2015, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/traceAnalyzer/presentation/tracedrawingproperties.h b/DRAMSys/traceAnalyzer/presentation/tracedrawingproperties.h index 64496973..7f5f7abc 100644 --- a/DRAMSys/traceAnalyzer/presentation/tracedrawingproperties.h +++ b/DRAMSys/traceAnalyzer/presentation/tracedrawingproperties.h @@ -1,5 +1,5 @@ /* - * Copyright (c) 2015, University of Kaiserslautern + * Copyright (c) 2015, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/traceAnalyzer/presentation/tracemetrictreewidget.cpp b/DRAMSys/traceAnalyzer/presentation/tracemetrictreewidget.cpp index 90cfa26f..0b242433 100644 --- a/DRAMSys/traceAnalyzer/presentation/tracemetrictreewidget.cpp +++ b/DRAMSys/traceAnalyzer/presentation/tracemetrictreewidget.cpp @@ -1,5 +1,5 @@ /* - * Copyright (c) 2015, University of Kaiserslautern + * Copyright (c) 2015, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/traceAnalyzer/presentation/tracemetrictreewidget.h b/DRAMSys/traceAnalyzer/presentation/tracemetrictreewidget.h index 4eace2fc..6cca4177 100644 --- a/DRAMSys/traceAnalyzer/presentation/tracemetrictreewidget.h +++ b/DRAMSys/traceAnalyzer/presentation/tracemetrictreewidget.h @@ -1,5 +1,5 @@ /* - * Copyright (c) 2015, University of Kaiserslautern + * Copyright (c) 2015, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/traceAnalyzer/presentation/tracenavigator.cpp b/DRAMSys/traceAnalyzer/presentation/tracenavigator.cpp index 01f7db86..afd59c73 100644 --- a/DRAMSys/traceAnalyzer/presentation/tracenavigator.cpp +++ b/DRAMSys/traceAnalyzer/presentation/tracenavigator.cpp @@ -1,5 +1,5 @@ /* - * Copyright (c) 2015, University of Kaiserslautern + * Copyright (c) 2015, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/traceAnalyzer/presentation/tracenavigator.h b/DRAMSys/traceAnalyzer/presentation/tracenavigator.h index 357da700..dd97db47 100644 --- a/DRAMSys/traceAnalyzer/presentation/tracenavigator.h +++ b/DRAMSys/traceAnalyzer/presentation/tracenavigator.h @@ -1,5 +1,5 @@ /* - * Copyright (c) 2015, University of Kaiserslautern + * Copyright (c) 2015, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/traceAnalyzer/presentation/traceplot.cpp b/DRAMSys/traceAnalyzer/presentation/traceplot.cpp index 27620d4a..351477ee 100644 --- a/DRAMSys/traceAnalyzer/presentation/traceplot.cpp +++ b/DRAMSys/traceAnalyzer/presentation/traceplot.cpp @@ -1,5 +1,5 @@ /* - * Copyright (c) 2015, University of Kaiserslautern + * Copyright (c) 2015, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/traceAnalyzer/presentation/traceplot.h b/DRAMSys/traceAnalyzer/presentation/traceplot.h index 5238b7ec..e7ac9737 100644 --- a/DRAMSys/traceAnalyzer/presentation/traceplot.h +++ b/DRAMSys/traceAnalyzer/presentation/traceplot.h @@ -1,5 +1,5 @@ /* - * Copyright (c) 2015, University of Kaiserslautern + * Copyright (c) 2015, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/traceAnalyzer/presentation/traceplotitem.cpp b/DRAMSys/traceAnalyzer/presentation/traceplotitem.cpp index b3bbdf14..0782ff99 100644 --- a/DRAMSys/traceAnalyzer/presentation/traceplotitem.cpp +++ b/DRAMSys/traceAnalyzer/presentation/traceplotitem.cpp @@ -1,5 +1,5 @@ /* - * Copyright (c) 2015, University of Kaiserslautern + * Copyright (c) 2015, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/traceAnalyzer/presentation/traceplotitem.h b/DRAMSys/traceAnalyzer/presentation/traceplotitem.h index f8e8afe0..675cec50 100644 --- a/DRAMSys/traceAnalyzer/presentation/traceplotitem.h +++ b/DRAMSys/traceAnalyzer/presentation/traceplotitem.h @@ -1,5 +1,5 @@ /* - * Copyright (c) 2015, University of Kaiserslautern + * Copyright (c) 2015, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/traceAnalyzer/presentation/tracescroller.cpp b/DRAMSys/traceAnalyzer/presentation/tracescroller.cpp index 64506edf..ddccf75a 100644 --- a/DRAMSys/traceAnalyzer/presentation/tracescroller.cpp +++ b/DRAMSys/traceAnalyzer/presentation/tracescroller.cpp @@ -1,5 +1,5 @@ /* - * Copyright (c) 2015, University of Kaiserslautern + * Copyright (c) 2015, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/traceAnalyzer/presentation/tracescroller.h b/DRAMSys/traceAnalyzer/presentation/tracescroller.h index b9166f2e..485af8a6 100644 --- a/DRAMSys/traceAnalyzer/presentation/tracescroller.h +++ b/DRAMSys/traceAnalyzer/presentation/tracescroller.h @@ -1,5 +1,5 @@ /* - * Copyright (c) 2015, University of Kaiserslautern + * Copyright (c) 2015, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/traceAnalyzer/presentation/tracetesttreewidget.cpp b/DRAMSys/traceAnalyzer/presentation/tracetesttreewidget.cpp index 49749398..e3d4a773 100644 --- a/DRAMSys/traceAnalyzer/presentation/tracetesttreewidget.cpp +++ b/DRAMSys/traceAnalyzer/presentation/tracetesttreewidget.cpp @@ -1,5 +1,5 @@ /* - * Copyright (c) 2015, University of Kaiserslautern + * Copyright (c) 2015, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/traceAnalyzer/presentation/tracetesttreewidget.h b/DRAMSys/traceAnalyzer/presentation/tracetesttreewidget.h index db67fa59..1936b955 100644 --- a/DRAMSys/traceAnalyzer/presentation/tracetesttreewidget.h +++ b/DRAMSys/traceAnalyzer/presentation/tracetesttreewidget.h @@ -1,5 +1,5 @@ /* - * Copyright (c) 2015, University of Kaiserslautern + * Copyright (c) 2015, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/traceAnalyzer/presentation/transactiontreewidget.cpp b/DRAMSys/traceAnalyzer/presentation/transactiontreewidget.cpp index 1809d53b..ae672cfa 100644 --- a/DRAMSys/traceAnalyzer/presentation/transactiontreewidget.cpp +++ b/DRAMSys/traceAnalyzer/presentation/transactiontreewidget.cpp @@ -1,5 +1,5 @@ /* - * Copyright (c) 2015, University of Kaiserslautern + * Copyright (c) 2015, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/traceAnalyzer/presentation/transactiontreewidget.h b/DRAMSys/traceAnalyzer/presentation/transactiontreewidget.h index 5084865d..a08547ab 100644 --- a/DRAMSys/traceAnalyzer/presentation/transactiontreewidget.h +++ b/DRAMSys/traceAnalyzer/presentation/transactiontreewidget.h @@ -1,5 +1,5 @@ /* - * Copyright (c) 2015, University of Kaiserslautern + * Copyright (c) 2015, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/traceAnalyzer/presentation/util/clkgrid.cpp b/DRAMSys/traceAnalyzer/presentation/util/clkgrid.cpp index 0e87ee7b..f4bb4af8 100644 --- a/DRAMSys/traceAnalyzer/presentation/util/clkgrid.cpp +++ b/DRAMSys/traceAnalyzer/presentation/util/clkgrid.cpp @@ -1,5 +1,5 @@ /* - * Copyright (c) 2015, University of Kaiserslautern + * Copyright (c) 2015, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/traceAnalyzer/presentation/util/clkgrid.h b/DRAMSys/traceAnalyzer/presentation/util/clkgrid.h index 8be46310..dc8cf648 100644 --- a/DRAMSys/traceAnalyzer/presentation/util/clkgrid.h +++ b/DRAMSys/traceAnalyzer/presentation/util/clkgrid.h @@ -1,5 +1,5 @@ /* - * Copyright (c) 2015, University of Kaiserslautern + * Copyright (c) 2015, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/traceAnalyzer/presentation/util/colorgenerator.cpp b/DRAMSys/traceAnalyzer/presentation/util/colorgenerator.cpp index b9869f29..2dc133a5 100644 --- a/DRAMSys/traceAnalyzer/presentation/util/colorgenerator.cpp +++ b/DRAMSys/traceAnalyzer/presentation/util/colorgenerator.cpp @@ -1,5 +1,5 @@ /* - * Copyright (c) 2015, University of Kaiserslautern + * Copyright (c) 2015, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/traceAnalyzer/presentation/util/colorgenerator.h b/DRAMSys/traceAnalyzer/presentation/util/colorgenerator.h index cac4af0f..5b7b22dd 100644 --- a/DRAMSys/traceAnalyzer/presentation/util/colorgenerator.h +++ b/DRAMSys/traceAnalyzer/presentation/util/colorgenerator.h @@ -1,5 +1,5 @@ /* - * Copyright (c) 2015, University of Kaiserslautern + * Copyright (c) 2015, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/traceAnalyzer/presentation/util/customlabelscaledraw.h b/DRAMSys/traceAnalyzer/presentation/util/customlabelscaledraw.h index 31b48ce0..ceda496a 100644 --- a/DRAMSys/traceAnalyzer/presentation/util/customlabelscaledraw.h +++ b/DRAMSys/traceAnalyzer/presentation/util/customlabelscaledraw.h @@ -1,5 +1,5 @@ /* - * Copyright (c) 2015, University of Kaiserslautern + * Copyright (c) 2015, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/traceAnalyzer/presentation/util/engineeringScaleDraw.h b/DRAMSys/traceAnalyzer/presentation/util/engineeringScaleDraw.h index 52ac8349..45f8fb59 100644 --- a/DRAMSys/traceAnalyzer/presentation/util/engineeringScaleDraw.h +++ b/DRAMSys/traceAnalyzer/presentation/util/engineeringScaleDraw.h @@ -1,5 +1,5 @@ /* - * Copyright (c) 2015, University of Kaiserslautern + * Copyright (c) 2015, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/traceAnalyzer/presentation/util/testlight.cpp b/DRAMSys/traceAnalyzer/presentation/util/testlight.cpp index 130cba96..1ba2609f 100644 --- a/DRAMSys/traceAnalyzer/presentation/util/testlight.cpp +++ b/DRAMSys/traceAnalyzer/presentation/util/testlight.cpp @@ -1,5 +1,5 @@ /* - * Copyright (c) 2015, University of Kaiserslautern + * Copyright (c) 2015, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/traceAnalyzer/presentation/util/testlight.h b/DRAMSys/traceAnalyzer/presentation/util/testlight.h index 872ace59..a95b7e8a 100644 --- a/DRAMSys/traceAnalyzer/presentation/util/testlight.h +++ b/DRAMSys/traceAnalyzer/presentation/util/testlight.h @@ -1,5 +1,5 @@ /* - * Copyright (c) 2015, University of Kaiserslautern + * Copyright (c) 2015, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/traceAnalyzer/queryeditor.cpp b/DRAMSys/traceAnalyzer/queryeditor.cpp index e9b92b82..19086392 100644 --- a/DRAMSys/traceAnalyzer/queryeditor.cpp +++ b/DRAMSys/traceAnalyzer/queryeditor.cpp @@ -1,5 +1,5 @@ /* - * Copyright (c) 2015, University of Kaiserslautern + * Copyright (c) 2015, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/traceAnalyzer/queryeditor.h b/DRAMSys/traceAnalyzer/queryeditor.h index 41f6ac3e..2e87f387 100644 --- a/DRAMSys/traceAnalyzer/queryeditor.h +++ b/DRAMSys/traceAnalyzer/queryeditor.h @@ -1,5 +1,5 @@ /* - * Copyright (c) 2015, University of Kaiserslautern + * Copyright (c) 2015, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/traceAnalyzer/schedulerwrapper.h b/DRAMSys/traceAnalyzer/schedulerwrapper.h index eb59f013..a36fbd03 100644 --- a/DRAMSys/traceAnalyzer/schedulerwrapper.h +++ b/DRAMSys/traceAnalyzer/schedulerwrapper.h @@ -1,5 +1,5 @@ /* - * Copyright (c) 2015, University of Kaiserslautern + * Copyright (c) 2015, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/traceAnalyzer/selectmetrics.cpp b/DRAMSys/traceAnalyzer/selectmetrics.cpp index 4edd988a..8ad5c06b 100644 --- a/DRAMSys/traceAnalyzer/selectmetrics.cpp +++ b/DRAMSys/traceAnalyzer/selectmetrics.cpp @@ -1,5 +1,5 @@ /* - * Copyright (c) 2015, University of Kaiserslautern + * Copyright (c) 2015, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/traceAnalyzer/selectmetrics.h b/DRAMSys/traceAnalyzer/selectmetrics.h index 182d6f34..fc44a622 100644 --- a/DRAMSys/traceAnalyzer/selectmetrics.h +++ b/DRAMSys/traceAnalyzer/selectmetrics.h @@ -1,5 +1,5 @@ /* - * Copyright (c) 2015, University of Kaiserslautern + * Copyright (c) 2015, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/traceAnalyzer/traceanalyzer.cpp b/DRAMSys/traceAnalyzer/traceanalyzer.cpp index 1b7cb66a..a03728e8 100644 --- a/DRAMSys/traceAnalyzer/traceanalyzer.cpp +++ b/DRAMSys/traceAnalyzer/traceanalyzer.cpp @@ -1,5 +1,5 @@ /* - * Copyright (c) 2015, University of Kaiserslautern + * Copyright (c) 2015, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/traceAnalyzer/traceanalyzer.h b/DRAMSys/traceAnalyzer/traceanalyzer.h index b9a36059..9122da44 100644 --- a/DRAMSys/traceAnalyzer/traceanalyzer.h +++ b/DRAMSys/traceAnalyzer/traceanalyzer.h @@ -1,5 +1,5 @@ /* - * Copyright (c) 2015, University of Kaiserslautern + * Copyright (c) 2015, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/traceAnalyzer/tracefiletab.cpp b/DRAMSys/traceAnalyzer/tracefiletab.cpp index a0d638f5..ca88744c 100644 --- a/DRAMSys/traceAnalyzer/tracefiletab.cpp +++ b/DRAMSys/traceAnalyzer/tracefiletab.cpp @@ -1,5 +1,5 @@ /* - * Copyright (c) 2015, University of Kaiserslautern + * Copyright (c) 2015, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/traceAnalyzer/tracefiletab.h b/DRAMSys/traceAnalyzer/tracefiletab.h index 5629a6c5..ddc912cc 100644 --- a/DRAMSys/traceAnalyzer/tracefiletab.h +++ b/DRAMSys/traceAnalyzer/tracefiletab.h @@ -1,5 +1,5 @@ /* - * Copyright (c) 2015, University of Kaiserslautern + * Copyright (c) 2015, Technische Universität Kaiserslautern * All rights reserved. * * Redistribution and use in source and binary forms, with or without diff --git a/DRAMSys/unitTests/CommandMuxTests.cpp b/DRAMSys/unitTests/CommandMuxTests.cpp index 6fc2736c..15cb40f3 100644 --- a/DRAMSys/unitTests/CommandMuxTests.cpp +++ b/DRAMSys/unitTests/CommandMuxTests.cpp @@ -1,3 +1,38 @@ +/* + * Copyright (c) 2019, Technische Universität Kaiserslautern + * All rights reserved. + * + * Redistribution and use in source and binary forms, with or without + * modification, are permitted provided that the following conditions are + * met: + * + * 1. Redistributions of source code must retain the above copyright notice, + * this list of conditions and the following disclaimer. + * + * 2. Redistributions in binary form must reproduce the above copyright + * notice, this list of conditions and the following disclaimer in the + * documentation and/or other materials provided with the distribution. + * + * 3. Neither the name of the copyright holder nor the names of its + * contributors may be used to endorse or promote products derived from + * this software without specific prior written permission. + * + * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS + * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED + * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR + * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER + * OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, + * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, + * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR + * PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF + * LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING + * NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS + * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. + * + * Authors: + * Lukas Steiner + */ + #include #include #include diff --git a/DRAMSys/unitTests/Testfile.h b/DRAMSys/unitTests/Testfile.h index da025ef2..3770a7e0 100644 --- a/DRAMSys/unitTests/Testfile.h +++ b/DRAMSys/unitTests/Testfile.h @@ -1,3 +1,38 @@ +/* + * Copyright (c) 2019, Technische Universität Kaiserslautern + * All rights reserved. + * + * Redistribution and use in source and binary forms, with or without + * modification, are permitted provided that the following conditions are + * met: + * + * 1. Redistributions of source code must retain the above copyright notice, + * this list of conditions and the following disclaimer. + * + * 2. Redistributions in binary form must reproduce the above copyright + * notice, this list of conditions and the following disclaimer in the + * documentation and/or other materials provided with the distribution. + * + * 3. Neither the name of the copyright holder nor the names of its + * contributors may be used to endorse or promote products derived from + * this software without specific prior written permission. + * + * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS + * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED + * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR + * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER + * OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, + * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, + * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR + * PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF + * LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING + * NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS + * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. + * + * Authors: + * Lukas Steiner + */ + #include #include "../library/src/controller/Command.h" diff --git a/DRAMSys/unitTests/main.cpp b/DRAMSys/unitTests/main.cpp index e76b5f95..6912b12c 100644 --- a/DRAMSys/unitTests/main.cpp +++ b/DRAMSys/unitTests/main.cpp @@ -1,3 +1,38 @@ +/* + * Copyright (c) 2019, Technische Universität Kaiserslautern + * All rights reserved. + * + * Redistribution and use in source and binary forms, with or without + * modification, are permitted provided that the following conditions are + * met: + * + * 1. Redistributions of source code must retain the above copyright notice, + * this list of conditions and the following disclaimer. + * + * 2. Redistributions in binary form must reproduce the above copyright + * notice, this list of conditions and the following disclaimer in the + * documentation and/or other materials provided with the distribution. + * + * 3. Neither the name of the copyright holder nor the names of its + * contributors may be used to endorse or promote products derived from + * this software without specific prior written permission. + * + * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS + * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED + * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR + * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER + * OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, + * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, + * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR + * PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF + * LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING + * NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS + * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. + * + * Authors: + * Lukas Steiner + */ + #include #include #include "Testfile.h" From 8f45b7683b69873ce288b7e717132f1fef503acf Mon Sep 17 00:00:00 2001 From: Lukas Steiner Date: Fri, 3 Jul 2020 14:45:51 +0200 Subject: [PATCH 04/10] Test: coverage only for library and simulator. --- DRAMSys/CMakeLists.txt | 14 +++++++------- DRAMSys/gem5/CMakeLists.txt | 3 ++- DRAMSys/library/CMakeLists.txt | 8 +++++--- DRAMSys/simulator/CMakeLists.txt | 7 +++++-- DRAMSys/traceAnalyzer/CMakeLists.txt | 4 +++- 5 files changed, 22 insertions(+), 14 deletions(-) diff --git a/DRAMSys/CMakeLists.txt b/DRAMSys/CMakeLists.txt index fd204fe8..3bf1b56e 100644 --- a/DRAMSys/CMakeLists.txt +++ b/DRAMSys/CMakeLists.txt @@ -41,13 +41,13 @@ project(DRAMSys) set(CMAKE_CXX_STANDARD 11 CACHE STRING "C++ Version") set(DCMAKE_SH "CMAKE_SH-NOTFOUND" CACHE STRING "Ignore sh.exe error on Windows") -if(DEFINED ENV{COVERAGE} AND $ENV{COVERAGE} STREQUAL "true") - message("---- Coverage check enabled") - set(GCC_COVERAGE_COMPILE_FLAGS "-g -O0 -coverage -fprofile-arcs -ftest-coverage") - set(GCC_COVERAGE_LINK_FLAGS "-coverage -lgcov") - set(CMAKE_CXX_FLAGS "${CMAKE_CXX_FLAGS} ${GCC_COVERAGE_COMPILE_FLAGS}") - set(CMAKE_EXE_LINKER_FLAGS "${CMAKE_EXE_LINKER_FLAGS} ${GCC_COVERAGE_LINK_FLAGS}") -endif() +# if(DEFINED ENV{COVERAGE} AND $ENV{COVERAGE} STREQUAL "true") + # message("---- Coverage check enabled") + # set(GCC_COVERAGE_COMPILE_FLAGS "-g -O0 -coverage -fprofile-arcs -ftest-coverage") + # set(GCC_COVERAGE_LINK_FLAGS "-coverage -lgcov") + # set(CMAKE_CXX_FLAGS "${CMAKE_CXX_FLAGS} ${GCC_COVERAGE_COMPILE_FLAGS}") + # set(CMAKE_EXE_LINKER_FLAGS "${CMAKE_EXE_LINKER_FLAGS} ${GCC_COVERAGE_LINK_FLAGS}") +# endif() # Add DRAMSysLibrary: add_subdirectory(library) diff --git a/DRAMSys/gem5/CMakeLists.txt b/DRAMSys/gem5/CMakeLists.txt index 6485e4f1..375611ee 100644 --- a/DRAMSys/gem5/CMakeLists.txt +++ b/DRAMSys/gem5/CMakeLists.txt @@ -28,7 +28,8 @@ # NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS # SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. # -# Author: Lukas Steiner +# Authors: +# Lukas Steiner cmake_minimum_required(VERSION 3.10) diff --git a/DRAMSys/library/CMakeLists.txt b/DRAMSys/library/CMakeLists.txt index 27982e2a..34557e70 100644 --- a/DRAMSys/library/CMakeLists.txt +++ b/DRAMSys/library/CMakeLists.txt @@ -40,7 +40,8 @@ project(DRAMSysLibrary) # Configuration: set(CMAKE_CXX_STANDARD 11 CACHE STRING "C++ Version") set(DCMAKE_SH="CMAKE_SH-NOTFOUND") -if(DEFINED ENV{COVERAGE}) + +if(DEFINED ENV{COVERAGE} AND $ENV{COVERAGE} STREQUAL "true") set(GCC_COVERAGE_COMPILE_FLAGS "-g -O0 -coverage -fprofile-arcs -ftest-coverage") set(GCC_COVERAGE_LINK_FLAGS "-coverage -lgcov") set(CMAKE_CXX_FLAGS "${CMAKE_CXX_FLAGS} ${GCC_COVERAGE_COMPILE_FLAGS}") @@ -67,7 +68,8 @@ else() message("-- Building with SystemC submodule") endif() -if(EXISTS ${CMAKE_CURRENT_LIST_DIR}/src/simulation/DRAMSysRecordable.cpp) +if(EXISTS ${CMAKE_CURRENT_LIST_DIR}/src/common/third_party/sqlite-amalgamation) + message("---- Database recording available") # Add sqlite3 Dependency: set(BUILD_ENABLE_RTREE ON CACHE BOOL "Enable R-Tree Feature") set(BUILD_ENABLE_RTREE ON) @@ -302,7 +304,7 @@ if(DEFINED ENV{LIBTHREED_ICE_HOME}) ) endif() -if(EXISTS ${CMAKE_CURRENT_LIST_DIR}/src/simulation/DRAMSysRecordable.cpp) +if(EXISTS ${CMAKE_CURRENT_LIST_DIR}/src/common/third_party/sqlite-amalgamation) target_include_directories(DRAMSysLibrary PRIVATE src/common/third_party/sqlite-amalgamation/ ) diff --git a/DRAMSys/simulator/CMakeLists.txt b/DRAMSys/simulator/CMakeLists.txt index 1fba5b3f..07acc38f 100644 --- a/DRAMSys/simulator/CMakeLists.txt +++ b/DRAMSys/simulator/CMakeLists.txt @@ -28,7 +28,9 @@ # NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS # SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. # -# Author: Matthias Jung +# Authors: +# Matthias Jung +# Lukas Steiner cmake_minimum_required(VERSION 3.10) @@ -38,7 +40,8 @@ project(DRAMSysSimulator) # Configuration: set(CMAKE_CXX_STANDARD 11 CACHE STRING "C++ Version") set(DCMAKE_SH="CMAKE_SH-NOTFOUND") -if(DEFINED ENV{COVERAGE}) + +if(DEFINED ENV{COVERAGE} AND $ENV{COVERAGE} STREQUAL "true") set(GCC_COVERAGE_COMPILE_FLAGS "-g -O0 -coverage -fprofile-arcs -ftest-coverage") set(GCC_COVERAGE_LINK_FLAGS "-coverage -lgcov") set(CMAKE_CXX_FLAGS "${CMAKE_CXX_FLAGS} ${GCC_COVERAGE_COMPILE_FLAGS}") diff --git a/DRAMSys/traceAnalyzer/CMakeLists.txt b/DRAMSys/traceAnalyzer/CMakeLists.txt index fd6d6240..fc9ba9dc 100644 --- a/DRAMSys/traceAnalyzer/CMakeLists.txt +++ b/DRAMSys/traceAnalyzer/CMakeLists.txt @@ -28,7 +28,9 @@ # NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS # SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. # -# Author: Matthias Jung +# Authors: +# Matthias Jung +# Lukas Steiner cmake_minimum_required(VERSION 3.12) From f037c0948b95c45279f6547456c3552a3fb55b90 Mon Sep 17 00:00:00 2001 From: Lukas Steiner Date: Fri, 3 Jul 2020 14:48:18 +0200 Subject: [PATCH 05/10] Adds disclaimer to readme. --- README.md | 29 ++++++++++++++++++++++------- 1 file changed, 22 insertions(+), 7 deletions(-) diff --git a/README.md b/README.md index f5166905..e7eb395c 100644 --- a/README.md +++ b/README.md @@ -38,7 +38,7 @@ $ cmake ../DRAMSys/library/ $ make ``` -To build DRAMSys on Windows 10 we recommend to use the *Windows Subsystem for Linux (WSL)*. +To build DRAMSys on Windows 10 we recommend to use the **Windows Subsystem for Linux (WSL)**. ### Executing DRAMSys @@ -49,7 +49,7 @@ $ cd simulator $ ./DRAMSys ``` -The default base config file is `ddr3-example.json` and located in `DRAMSys/library/resources/simulations`, the default resource folder for all nested config files is `DRAMSys/library/resources`. +The default base config file is *ddr3-example.json* and located in *DRAMSys/library/resources/simulations*, the default resource folder for all nested config files is *DRAMSys/library/resources*. To run DRAMSys with a specific base config file: @@ -192,7 +192,7 @@ The content of [ddr3.json](DRAMSys/library/resources/configs/simulator/ddr3.json - *WindowSize* (unsigned int) - Size of the window in clock cycles used to evaluate average bandwidth and average power consumption - *ThermalSimulation* (boolean) - - true: enables thermal simulation + - true: enables thermal simulation ([more information](#dramsys-with-thermal-simulation)) - false: static temperature during simulation - *SimulationProgressBar* (boolean) - true: enables the simulation progress bar @@ -419,7 +419,7 @@ Open the file makefile.def and set some variables. SLU_MAIN = $(HOME)/SuperLU_$(SLU_VERSION) YACC = bison-2.4.1 SYSTEMC_ARCH = linux64 -SYSTEMC_MAIN = $(HOME)/systemc-2.3.3 +SYSTEMC_MAIN = $(HOME)/systemc-2.3.x ``` Compile 3D-ICE with SystemC TLM-2.0 support: @@ -428,15 +428,20 @@ Compile 3D-ICE with SystemC TLM-2.0 support: $ make SYSTEMC_WRAPPER=y ``` -Export the environment variable *LIBTHREED_ICE_HOME*: +Export the environment variable `LIBTHREED_ICE_HOME`: ```bash -export LIBTHREED_ICE_HOME=${HOME}/3d-ice-latest/3d-ice-2.2.6 +$ export LIBTHREED_ICE_HOME=${HOME}/3d-ice-latest/3d-ice-2.2.6 ``` #### Running DRAMSys with Thermal Simulation -In order to run DRAMSys with thermal simulation you have to rerun CMake and rebuild the project. +In order to run DRAMSys with thermal simulation you have to rerun CMake and rebuild the project. The example input trace file can be generated with a Perl script: + + ```bash +$ cd DRAMSys/DRAMSys/library/resources/traces +$ ./generateErrorTest.pl > test_error.stl + ``` Before starting DRAMSys it is necessary to run the 3D-ICE server passing to it two arguments: a suitable configuration file and a socket port number. And then wait until the server is ready to receive requests. @@ -460,6 +465,16 @@ $ ./DRAMSys ../../DRAMSys/library/resources/simulations/wideio-thermal.json Further information about the usage of DRAMSys with gem5 can be found [here](DRAMSys/gem5/README.md). +## Trace Analyzer + +If you want to use the database recording feature and the Trace Analyzer tool for result analysis please contact [Matthias Jung](matthias.jung@iese.fraunhofer.de). + +## Disclaimer + +This is the public read-only mirror of an internal DRAMSys repository. Pull requests will not be merged but the changes might be added internally and published with a future commit. The repositories are synchronized from time to time. + +The user DOES NOT get ANY WARRANTIES when using this tool. This software is released under the BSD 3-Clause License. By using this software, the user implicitly agrees to the licensing terms. + ## References [1] TLM Modelling of 3D Stacked Wide I/O DRAM Subsystems, A Virtual Platform for Memory Controller Design Space Exploration From e2659b4449538a1a16aa48eb5f284ca4639bac4a Mon Sep 17 00:00:00 2001 From: Lukas Steiner Date: Fri, 3 Jul 2020 15:42:41 +0200 Subject: [PATCH 06/10] Clean up gem5 directory. --- DRAMSys/gem5/README.md | 449 +- DRAMSys/gem5/boot_linux/boot_emm.arm | Bin 823 -> 0 bytes ...xpress.aarch32.ll_20131205.0-gem5.1cpu.dtb | Bin 11147 -> 0 bytes DRAMSys/gem5/configs/boot_linux.ini | 1661 ---- .../configs/dualElasticTraceReplay.dot.pdf | Bin 16457 -> 0 bytes .../gem5/configs/dualElasticTraceReplay.ini | 796 -- DRAMSys/gem5/configs/nvdimmp.ini | 1519 ---- .../configs/singleElasticTraceReplay.dot.pdf | Bin 14694 -> 0 bytes .../gem5/configs/singleElasticTraceReplay.ini | 448 - .../singleElasticTraceReplayWithL2.dot.pdf | Bin 15663 -> 0 bytes .../singleElasticTraceReplayWithL2.ini | 534 -- DRAMSys/gem5/etrace_single/config.ini | 448 - .../etrace_single_L2/HPCG-47MB/config.ini | 534 -- .../etrace_single_L2/Pathfinder/config.ini | 534 -- DRAMSys/gem5/etrace_single_L2/config.ini | 534 -- .../etrace_single_L2/hpcc-dgemm/config.ini | 534 -- .../gem5/etrace_single_L2/hpcc-fft/config.ini | 534 -- .../etrace_single_L2/hpcc-gups/config.ini | 534 -- .../etrace_single_L2/hpcc-linpack/config.ini | 534 -- DRAMSys/gem5/examples/tlm_elastic_slave.py | 126 - .../examples/tlm_elastic_slave_mc_direct.py | 145 - .../examples/tlm_elastic_slave_with_l2.py | 135 - DRAMSys/gem5/gem5_se/almabench/almabench.log | 13 - DRAMSys/gem5/gem5_se/almabench/config.dot | 6731 -------------- DRAMSys/gem5/gem5_se/almabench/config.dot.pdf | Bin 19220 -> 0 bytes DRAMSys/gem5/gem5_se/almabench/config.dot.svg | 301 - DRAMSys/gem5/gem5_se/almabench/config.ini | 5019 ----------- DRAMSys/gem5/gem5_se/almabench/config.json | 7803 ----------------- DRAMSys/gem5/gem5_se/{ => hello-ARM}/hello | Bin .../{configs => gem5_se/hello-ARM}/hello.ini | 4 +- DRAMSys/gem5/gem5_se/hello-x86/config.dot | 275 - DRAMSys/gem5/gem5_se/hello-x86/config.dot.pdf | Bin 18335 -> 0 bytes DRAMSys/gem5/gem5_se/hello-x86/config.dot.svg | 193 - DRAMSys/gem5/gem5_se/hello-x86/config.json | 397 - DRAMSys/gem5/gem5_se/run.sh | 105 - DRAMSys/gem5/images/gem5_se_mode_arch.svg | 247 - 36 files changed, 12 insertions(+), 31075 deletions(-) delete mode 100644 DRAMSys/gem5/boot_linux/boot_emm.arm delete mode 100644 DRAMSys/gem5/boot_linux/vexpress.aarch32.ll_20131205.0-gem5.1cpu.dtb delete mode 100644 DRAMSys/gem5/configs/boot_linux.ini delete mode 100644 DRAMSys/gem5/configs/dualElasticTraceReplay.dot.pdf delete mode 100644 DRAMSys/gem5/configs/dualElasticTraceReplay.ini delete mode 100644 DRAMSys/gem5/configs/nvdimmp.ini delete mode 100644 DRAMSys/gem5/configs/singleElasticTraceReplay.dot.pdf delete mode 100644 DRAMSys/gem5/configs/singleElasticTraceReplay.ini delete mode 100644 DRAMSys/gem5/configs/singleElasticTraceReplayWithL2.dot.pdf delete mode 100644 DRAMSys/gem5/configs/singleElasticTraceReplayWithL2.ini delete mode 100644 DRAMSys/gem5/etrace_single/config.ini delete mode 100644 DRAMSys/gem5/etrace_single_L2/HPCG-47MB/config.ini delete mode 100644 DRAMSys/gem5/etrace_single_L2/Pathfinder/config.ini delete mode 100644 DRAMSys/gem5/etrace_single_L2/config.ini delete mode 100644 DRAMSys/gem5/etrace_single_L2/hpcc-dgemm/config.ini delete mode 100644 DRAMSys/gem5/etrace_single_L2/hpcc-fft/config.ini delete mode 100644 DRAMSys/gem5/etrace_single_L2/hpcc-gups/config.ini delete mode 100644 DRAMSys/gem5/etrace_single_L2/hpcc-linpack/config.ini delete mode 100644 DRAMSys/gem5/examples/tlm_elastic_slave.py delete mode 100644 DRAMSys/gem5/examples/tlm_elastic_slave_mc_direct.py delete mode 100644 DRAMSys/gem5/examples/tlm_elastic_slave_with_l2.py delete mode 100644 DRAMSys/gem5/gem5_se/almabench/almabench.log delete mode 100644 DRAMSys/gem5/gem5_se/almabench/config.dot delete mode 100644 DRAMSys/gem5/gem5_se/almabench/config.dot.pdf delete mode 100644 DRAMSys/gem5/gem5_se/almabench/config.dot.svg delete mode 100644 DRAMSys/gem5/gem5_se/almabench/config.ini delete mode 100644 DRAMSys/gem5/gem5_se/almabench/config.json rename DRAMSys/gem5/gem5_se/{ => hello-ARM}/hello (100%) mode change 100755 => 100644 rename DRAMSys/gem5/{configs => gem5_se/hello-ARM}/hello.ini (99%) delete mode 100644 DRAMSys/gem5/gem5_se/hello-x86/config.dot delete mode 100644 DRAMSys/gem5/gem5_se/hello-x86/config.dot.pdf delete mode 100644 DRAMSys/gem5/gem5_se/hello-x86/config.dot.svg delete mode 100644 DRAMSys/gem5/gem5_se/hello-x86/config.json delete mode 100755 DRAMSys/gem5/gem5_se/run.sh delete mode 100644 DRAMSys/gem5/images/gem5_se_mode_arch.svg diff --git a/DRAMSys/gem5/README.md b/DRAMSys/gem5/README.md index 2ab5d744..9d27e7dd 100644 --- a/DRAMSys/gem5/README.md +++ b/DRAMSys/gem5/README.md @@ -13,311 +13,27 @@ scons --with-cxx-config --without-python --without-tcmalloc build/ARM/libgem5_op In order to use gem5 with DRAMSys export the `GEM5` environment variable (gem5 root directory) and add the path of the library to `LD_LIBRARY_PATH`, then rerun CMake and rebuild the DRAMSys project. -Before you can run gem5 with DRAMSys it is mandatory to run gem5 first without DRAMSys and generate a configuration file *config.ini*, which will be the value of the second parameter passed to DRAMSys_gem5. +### DRAMSys with gem5 ARM SE mode -### DRAMSys with gem5 Traffic Generator - -In the following we will run a simple example with a gem5 traffic generator: - -``` -Base System Architecture: -+-------------+ +------+ ^ -| System Port | | TGEN | | -+-------+-----+ +--+---+ | - | | | gem5 World - | +----+ | - | | | -+-------v------v-------+ | -| Membus | v -+---------------+------+ External Port (see sc_slave_port.*) - | ^ - +----v----+ | TLM World - | DRAMSys | | (see sc_target.*) - +---------+ v - -``` - -As mentioned before we first need to create a *config.ini* that represents the gem5 configuration. We do so by starting gem5 with the desired python configuration script. +All essential files for a functional example are provided. Execute a hello world application: ```bash -cd gem5/util/tlm/ -../../build/ARM/gem5.opt conf/tlm_slave.py -``` - -**Ignore the message below.** -``` -"fatal: Can't find port handler type 'tlm_slave'" -``` - -The configuration file *config.ini* will be stored in the *m5out* directory. Copy this configuration file to the building directory of DRAMSys where the -executable *DRAMSys_gem5* is located (*DRAMSys/build/gem5*). - -Also the traffic generatior configuration file (*conf/tgen.cfg*) must be stored in a conf directory of this building directory (*DRAMSys/build/gem5/conf*). - -Then the simulation can be started with: - -```bash -./DRAMSys_gem5 ../../DRAMSys/library/resources/simulations/ddr3-example.json config.ini 1 -``` - -Let the simulation run for some seconds and then stop it with **CTRL-C**. Observe the output of the simulation in the Trace Analyzer. The trace database can be found in *DRAMSys/build/gem5*. - -### gem5 SE mode and DRAMSys - -All essential files for some functional examples are provided. - -Execute a hello world application: - -```bash -./DRAMSys_gem5 ../../DRAMSys/library/resources/simulations/ddr3-gem5-se.json ../../DRAMSys/gem5/configs/hello.ini 1 +./DRAMSys_gem5 ../../DRAMSys/library/resources/simulations/ddr3-gem5-se.json ../../DRAMSys/gem5/gem5_se/hello-ARM/config.ini 1 ``` A **Hello world!** message should be printed to the standard output. -Execute applications: +### DRAMSys with gem5 x86 SE mode + +Make sure you have built *gem5/build/X86/libgem5_opt.so*. Add the path of the library to `LD_LIBRARY_PATH` and remove the path of the ARM library. + +Change the architecture in the [CMake file](DRAMSys/gem5/CMakeLists.txt) to *X86*, rerun CMake and rebuild the project. Test with a hello world application for X86: ```bash -./DRAMSys_gem5 ../../DRAMSys/library/resources/simulations/ddr3-gem5-se.json ../../DRAMSys/gem5/gem5_se/Oscar/config.ini 1 +./DRAMSys_gem5 ../../DRAMSys/library/resources/simulations/ddr3-gem5-se.json ../../DRAMSys/gem5/gem5_se/hello-x86/config.ini 1 ``` -```bash -./DRAMSys_gem5 ../../DRAMSys/library/resources/simulations/ddr3-gem5-se.json ../../DRAMSys/gem5/gem5_se/Bubblesort/config.ini 1 -``` - -Wait some minutes for the application to finish. The hello application binary was copied from gem5 repository. Other applications were obtained with [gem5.TnT]. - -Command template for generating *.ini* configuration files follows: - -```bash -build/ARM/gem5.opt configs/example/se.py \ - -c --mem-size=512MB --mem-channels=1 \ - --caches --l2cache --mem-type=SimpleMemory \ - --cpu-type=TimingSimpleCPU --num-cpu=1 \ - --tlm-memory=transactor -``` - -An overview of the architcture being simulated is presented below: - -![arch](images/gem5_se_mode_arch.png) - -**Note**: This is a gem5 generated file, therefore DRAMSys is omitted. DRAMSys is directly connected as an external TLM slave. - -**Note**: Workaround in se.py required: - -```python -... -if options.tlm_memory: - system.physmem = SimpleMemory() -MemConfig.config_mem(options, system) -... -``` - -A convenience script to execute several applications automatically [run.sh](DRAMSys/gem5/gem5_se/run.sh) is provided. Take a look and learn from it. - -### [PARSEC] FS Mode - -Full system simulation files for ARM are available in [DRAMSys/gem5/gem5_fs/parsec_arm_minor_2c_8GB](DRAMSys/gem5/gem5_fs/parsec_arm_minor_2c_8GB). Choose the benchmark in [parsec_arm_minor_2c_8GB.rcS](DRAMSys/gem5/gem5_fs/parsec_arm_minor_2c_8GB/parsec_arm_minor_2c_8GB.rcS) and edit the paths in [config.ini](DRAMSys/gem5/gem5_fs/parsec_arm_minor_2c_8GB/config.ini). - -All files required to build DRAMSys_gem5 and execute the simulation (gem5 library, benchmarks, disk image, etc.) can be obtained with [gem5.TnT]. - -Start a simulation, e.g.: - -```bash -DRAMSys/build/gem5$ ./DRAMSys_gem5 ../../DRAMSys/library/resources/simulations/rgrsim-gem5-fs.json ../../DRAMSys/gem5/gem5_fs/parsec_arm_minor_2c_8GB/config.ini 1 -``` - -Optionally, open another terminal or tab and connect to gem5. - -```bash -$ telnet localhost 3456 -``` - -Note: The port may vary, gem5 prints it during initialization. Example: - -``` -system.terminal: Listening for connections on port 3456 -``` - -### [PARSEC] SE Mode - - -Binaries and gem5 SE configuration files for ARM available in [DRAMSys/gem5/gem5_se/parsec-arm](DRAMSys/gem5/gem5_se/parsec-arm). Use [gem5.TnT] to download parsec: Go to your *gem5.TnT* folder. Then go to *arch/arm* folder. Execute the script *build-parsec-serial.sh*. - -```bash -gem5.TnT/arch/arm$ ./build-parsec-serial.sh -``` - -Extract inputs files. Example: - -```bash -cd $HOME/gem5_tnt/benchmarks/parsec-3.0/pkgs/kernels/canneal/inputs -tar -xf input_simdev.tar -tar -xf input_test.tar -tar -xf input_simmedium.tar -tar -xf input_simsmall.tar -tar -xf input_native.tar -tar -xf input_simlarge.tar - -cd $HOME/gem5_tnt/benchmarks/parsec-3.0/pkgs/apps/fluidanimate/inputs -tar -xf input_simdev.tar -tar -xf input_test.tar -tar -xf input_native.tar -tar -xf input_simlarge.tar -tar -xf input_simmedium.tar -tar -xf input_simsmall.tar - -cd $HOME/gem5_tnt/benchmarks/parsec-3.0/pkgs/apps/blackscholes/inputs -tar -xf input_simdev.tar -tar -xf input_test.tar -tar -xf input_native.tar -tar -xf input_simlarge.tar -tar -xf input_simmedium.tar -tar -xf input_simsmall.tar -``` - -Open [DRAMSys/gem5/gem5_se/parsec-arm/config.ini](DRAMSys/gem5/gem5_se/parsec-arm/config.ini) - -Edit **cmd=**. - -Edit **executable=**. - -Examples (**Replace USER. Use the correct path in your computer.**): - -``` --- canneal -- - -cmd=../../DRAMSys/gem5/gem5_se/parsec-arm/canneal/canneal 1 5 100 /home/USER/gem5_tnt/benchmarks/parsec-3.0/pkgs/kernels/canneal/inputs/10.nets 1 -cmd=../../DRAMSys/gem5/gem5_se/parsec-arm/canneal/canneal 1 100 300 /home/USER/gem5_tnt/benchmarks/parsec-3.0/pkgs/kernels/canneal/inputs/100.nets 2 -cmd=../../DRAMSys/gem5/gem5_se/parsec-arm/canneal/canneal 1 10000 2000 /home/USER/gem5_tnt/benchmarks/parsec-3.0/pkgs/kernels/canneal/inputs/100000.nets 32 -cmd=../../DRAMSys/gem5/gem5_se/parsec-arm/canneal/canneal 1 15000 2000 /home/USER/gem5_tnt/benchmarks/parsec-3.0/pkgs/kernels/canneal/inputs/200000.nets 64 -cmd=../../DRAMSys/gem5/gem5_se/parsec-arm/canneal/canneal 1 15000 2000 /home/USER/gem5_tnt/benchmarks/parsec-3.0/pkgs/kernels/canneal/inputs/400000.nets 128 - -executable=../../DRAMSys/gem5/gem5_se/parsec-arm/canneal/canneal - --- streamcluster -- - -cmd=../../DRAMSys/gem5/gem5_se/parsec-arm/streamcluster/streamcluster 2 5 1 10 10 5 none output.txt 1 -cmd=../../DRAMSys/gem5/gem5_se/parsec-arm/streamcluster/streamcluster 3 10 3 16 16 10 none output.txt 1 -cmd=../../DRAMSys/gem5/gem5_se/parsec-arm/streamcluster/streamcluster 10 20 32 4096 4096 1000 none output.txt 1 -cmd=../../DRAMSys/gem5/gem5_se/parsec-arm/streamcluster/streamcluster 10 20 64 8192 8192 1000 none output.txt 1 -cmd=../../DRAMSys/gem5/gem5_se/parsec-arm/streamcluster/streamcluster 10 20 128 16384 16384 1000 none output.txt 1 -cmd=../../DRAMSys/gem5/gem5_se/parsec-arm/streamcluster/streamcluster 10 20 128 1000000 200000 5000 none output.txt 1 - -executable=../../DRAMSys/gem5/gem5_se/parsec-arm/streamcluster/streamcluster - --- swaptions -- - -cmd=../../DRAMSys/gem5/gem5_se/parsec-arm/swaptions/swaptions -ns 1 -sm 5 -nt 1 -cmd=../../DRAMSys/gem5/gem5_se/parsec-arm/swaptions/swaptions -ns 3 -sm 50 -nt 1 -cmd=../../DRAMSys/gem5/gem5_se/parsec-arm/swaptions/swaptions -ns 16 -sm 5000 -nt 1 -cmd=../../DRAMSys/gem5/gem5_se/parsec-arm/swaptions/swaptions -ns 32 -sm 10000 -nt 1 -cmd=../../DRAMSys/gem5/gem5_se/parsec-arm/swaptions/swaptions -ns 64 -sm 20000 -nt 1 - -executable=../../DRAMSys/gem5/gem5_se/parsec-arm/swaptions/swaptions - --- fluidanimate -- - -cmd=../../DRAMSys/gem5/gem5_se/parsec-arm/fluidanimate/fluidanimate 1 1 /home/USER/gem5_tnt/benchmarks/parsec-3.0/pkgs/apps/fluidanimate/inputs/in_5K.fluid out.fluid -cmd=../../DRAMSys/gem5/gem5_se/parsec-arm/fluidanimate/fluidanimate 1 3 /home/USER/gem5_tnt/benchmarks/parsec-3.0/pkgs/apps/fluidanimate/inputs/in_15K.fluid out.fluid -cmd=../../DRAMSys/gem5/gem5_se/parsec-arm/fluidanimate/fluidanimate 1 5 /home/USER/gem5_tnt/benchmarks/parsec-3.0/pkgs/apps/fluidanimate/inputs/in_35K.fluid out.fluid -cmd=../../DRAMSys/gem5/gem5_se/parsec-arm/fluidanimate/fluidanimate 1 5 /home/USER/gem5_tnt/benchmarks/parsec-3.0/pkgs/apps/fluidanimate/inputs/in_100K.fluid out.fluid -cmd=../../DRAMSys/gem5/gem5_se/parsec-arm/fluidanimate/fluidanimate 1 5 /home/USER/gem5_tnt/benchmarks/parsec-3.0/pkgs/apps/fluidanimate/inputs/in_300K.fluid out.fluid - -executable=../../DRAMSys/gem5/gem5_se/parsec-arm/fluidanimate/fluidanimate - --- blackscholes -- - -cmd=../../DRAMSys/gem5/gem5_se/parsec-arm/blackscholes/blackscholes 1 /home/USER/gem5_tnt/benchmarks/parsec-3.0/pkgs/apps/blackscholes/inputs/in_4.txt prices.txt -cmd=../../DRAMSys/gem5/gem5_se/parsec-arm/blackscholes/blackscholes 1 /home/USER/gem5_tnt/benchmarks/parsec-3.0/pkgs/apps/blackscholes/inputs/in_16.txt prices.txt -cmd=../../DRAMSys/gem5/gem5_se/parsec-arm/blackscholes/blackscholes 1 /home/USER/gem5_tnt/benchmarks/parsec-3.0/pkgs/apps/blackscholes/inputs/in_4K.txt prices.txt -cmd=../../DRAMSys/gem5/gem5_se/parsec-arm/blackscholes/blackscholes 1 /home/USER/gem5_tnt/benchmarks/parsec-3.0/pkgs/apps/blackscholes/inputs/in_16K.txt prices.txt -cmd=../../DRAMSys/gem5/gem5_se/parsec-arm/blackscholes/blackscholes 1 /home/USER/gem5_tnt/benchmarks/parsec-3.0/pkgs/apps/blackscholes/inputs/in_64K.txt prices.txt - -executable=../../DRAMSys/gem5/gem5_se/parsec-arm/blackscholes/blackscholes - -``` - -Start a simulation. Example: - -```bash -DRAMSys/build/gem5$ ./DRAMSys_gem5 ../../DRAMSys/library/resources/simulations/rgrsim-gem5-se.json ../../DRAMSys/gem5/gem5_se/parsec-arm/config.ini 1 -``` - -### Boot Linux with gem5 and DRAMSys - -The procedure is very similar to the traffic generator example above. - -First we have to generate the config.ini file by starting gem5 with the following configuration: - -```bash -build/ARM/gem5.opt configs/example/fs.py \ - --tlm-memory=transactor --cpu-type=TimingSimpleCPU --num-cpu=1 \ - --mem-type=SimpleMemory --mem-size=512MB --mem-channels=1 --caches \ - --l2cache --machine-type=VExpress_EMM \ - --dtb-filename=vexpress.aarch32.ll_20131205.0-gem5.1cpu.dtb \ - --kernel=vmlinux.aarch32.ll_20131205.0-gem5 \ - --disk-image=linux-aarch32-ael.img -``` - -The *config.ini* should be copied again to the DRAMSys_gem5 build folder. - -The *simconfig* should be changed in order to support storage and address offsets: - -``` json -{ - "simconfig": { - "CheckTLM2Protocol": false, - "DatabaseRecording": true, - "Debug": false, - "ECCControllerMode": "Disabled", - "EnableWindowing": false, - "ErrorCSVFile": "", - "ErrorChipSeed": 42, - "PowerAnalysis": false, - "SimulationName": "ddr3", - "SimulationProgressBar": false, - "ThermalSimulation": false, - "WindowSize": 1000, - - "StoreMode": "Store", - "AddressOffset": 2147483648, - "UseMalloc": true - } -} -``` - -Then start *DRAMSys_gem5* with the following command: - -```bash -./DRAMSys_gem5 ../../DRAMSys/library/resources/simulations/ddr3-example.json config.ini 1 -``` - -For further sophisticated address mappings or scenarios checkout the file *DRAMSys/gem5/main.cpp*. - -#### Boot Linux with gem5 and DRAMSys Example - -**All essential files for a functional example are provided.** - -Unzip the disk image: - -```bash -tar -xaf DRAMSys/gem5/boot_linux/linux-aarch32-ael.img.tar.gz -C DRAMSys/gem5/boot_linux/ -``` - -Execute the example: - -```bash -./DRAMSys_gem5 ../../DRAMSys/library/resources/simulations/ddr3-boot-linux.json ../../DRAMSys/gem5/configs/boot_linux.ini 1 -``` - -Open a new terminal and connect to gem5: - -```bash -telnet localhost 3456 -``` - -Wait some minutes for the Linux boot process to complete then login. Username is **root**, no password required. - +A **Hello world!** message should be printed to the standard output. ### DRAMSys with gem5 Elastic Traces @@ -352,156 +68,11 @@ An overview of the architcture being simulated is presented below: For more sophisticated setups, even with L2 caches the proper *.ini* file should be created. -### DRAMSys + gem5 x86 - -Make sure you have built *gem5/build/X86/libgem5_opt.so*. Add the path of the library to `LD_LIBRARY_PATH` and remove the path of the ARM library. - -Change the architecture in the [CMake file](DRAMSys/gem5/CMakeLists.txt) to *X86*, rerun CMake and rebuild the project. Test with a hello world application for X86: - -```bash -./DRAMSys_gem5 ../../DRAMSys/library/resources/simulations/ddr3-gem5-se.json ../../DRAMSys/gem5/gem5_se/hello-x86/config.ini 1 -``` - -A **Hello world!** message should be printed to the standard output. - -### [MiBench] - -Applications for x86 and configuration files available in [DRAMSys/gem5/gem5_se/MiBench](DRAMSys/gem5/gem5_se/MiBench). - -Examples: - -**Automotive Applications** - -**Basicmath** -```bash -./DRAMSys_gem5 ../../DRAMSys/library/resources/simulations/ddr3-gem5-se.json ../../DRAMSys/gem5/gem5_se/MiBench/automotive/basicmath/small/config.ini 1 -./DRAMSys_gem5 ../../DRAMSys/library/resources/simulations/ddr3-gem5-se.json ../../DRAMSys/gem5/gem5_se/MiBench/automotive/basicmath/large/config.ini 1 -``` - -**Bitcount** -```bash -./DRAMSys_gem5 ../../DRAMSys/library/resources/simulations/ddr3-gem5-se.json ../../DRAMSys/gem5/gem5_se/MiBench/automotive/bitcount/small/config.ini 1 -./DRAMSys_gem5 ../../DRAMSys/library/resources/simulations/ddr3-gem5-se.json ../../DRAMSys/gem5/gem5_se/MiBench/automotive/bitcount/large/config.ini 1 -``` - -**Qsort** -```bash -./DRAMSys_gem5 ../../DRAMSys/library/resources/simulations/ddr3-gem5-se.json ../../DRAMSys/gem5/gem5_se/MiBench/automotive/qsort/small/config.ini 1 -./DRAMSys_gem5 ../../DRAMSys/library/resources/simulations/ddr3-gem5-se.json ../../DRAMSys/gem5/gem5_se/MiBench/automotive/qsort/large/config.ini 1 -``` - -**Susan** -```bash -./DRAMSys_gem5 ../../DRAMSys/library/resources/simulations/ddr3-gem5-se.json ../../DRAMSys/gem5/gem5_se/MiBench/automotive/susan/small/corners/config.ini 1 -./DRAMSys_gem5 ../../DRAMSys/library/resources/simulations/ddr3-gem5-se.json ../../DRAMSys/gem5/gem5_se/MiBench/automotive/susan/large/corners/config.ini 1 - -./DRAMSys_gem5 ../../DRAMSys/library/resources/simulations/ddr3-gem5-se.json ../../DRAMSys/gem5/gem5_se/MiBench/automotive/susan/small/edges/config.ini 1 -./DRAMSys_gem5 ../../DRAMSys/library/resources/simulations/ddr3-gem5-se.json ../../DRAMSys/gem5/gem5_se/MiBench/automotive/susan/large/edges/config.ini 1 - -./DRAMSys_gem5 ../../DRAMSys/library/resources/simulations/ddr3-gem5-se.json ../../DRAMSys/gem5/gem5_se/MiBench/automotive/susan/small/smoothing/config.ini 1 -./DRAMSys_gem5 ../../DRAMSys/library/resources/simulations/ddr3-gem5-se.json ../../DRAMSys/gem5/gem5_se/MiBench/automotive/susan/large/smoothing/config.ini 1 -``` - -**Network Applications** - -**Dijkstra** -```bash -./DRAMSys_gem5 ../../DRAMSys/library/resources/simulations/ddr3-gem5-se.json ../../DRAMSys/gem5/gem5_se/MiBench/network/dijkstra/small/config.ini 1 -./DRAMSys_gem5 ../../DRAMSys/library/resources/simulations/ddr3-gem5-se.json ../../DRAMSys/gem5/gem5_se/MiBench/network/dijkstra/large/config.ini 1 -``` - -**Patricia** -```bash -./DRAMSys_gem5 ../../DRAMSys/library/resources/simulations/ddr3-gem5-se.json ../../DRAMSys/gem5/gem5_se/MiBench/network/patricia/small/config.ini 1 -./DRAMSys_gem5 ../../DRAMSys/library/resources/simulations/ddr3-gem5-se.json ../../DRAMSys/gem5/gem5_se/MiBench/network/patricia/large/config.ini 1 -``` - -**Security Applications** - -**Blowfish Encode** -```bash -./DRAMSys_gem5 ../../DRAMSys/library/resources/simulations/ddr3-gem5-se.json ../../DRAMSys/gem5/gem5_se/MiBench/security/blowfish/encode/small/config.ini 1 -./DRAMSys_gem5 ../../DRAMSys/library/resources/simulations/ddr3-gem5-se.json ../../DRAMSys/gem5/gem5_se/MiBench/security/blowfish/encode/large/config.ini 1 -``` - -**Blowfish Decode** -```bash -./DRAMSys_gem5 ../../DRAMSys/library/resources/simulations/ddr3-gem5-se.json ../../DRAMSys/gem5/gem5_se/MiBench/security/blowfish/decode/small/config.ini 1 -./DRAMSys_gem5 ../../DRAMSys/library/resources/simulations/ddr3-gem5-se.json ../../DRAMSys/gem5/gem5_se/MiBench/security/blowfish/decode/large/config.ini 1 -``` - -**SHA** -```bash -./DRAMSys_gem5 ../../DRAMSys/library/resources/simulations/ddr3-gem5-se.json ../../DRAMSys/gem5/gem5_se/MiBench/security/sha/small/config.ini 1 -./DRAMSys_gem5 ../../DRAMSys/library/resources/simulations/ddr3-gem5-se.json ../../DRAMSys/gem5/gem5_se/MiBench/security/sha/large/config.ini 1 -``` - -**Telecom Applications** - -**CRC32** -```bash -./DRAMSys_gem5 ../../DRAMSys/library/resources/simulations/ddr3-gem5-se.json ../../DRAMSys/gem5/gem5_se/MiBench/telecomm/crc32/small/config.ini 1 -./DRAMSys_gem5 ../../DRAMSys/library/resources/simulations/ddr3-gem5-se.json ../../DRAMSys/gem5/gem5_se/MiBench/telecomm/crc32/large/config.ini 1 -``` - -**FFT** -```bash -./DRAMSys_gem5 ../../DRAMSys/library/resources/simulations/ddr3-gem5-se.json ../../DRAMSys/gem5/gem5_se/MiBench/telecomm/fft/small/config.ini 1 -./DRAMSys_gem5 ../../DRAMSys/library/resources/simulations/ddr3-gem5-se.json ../../DRAMSys/gem5/gem5_se/MiBench/telecomm/fft/large/config.ini 1 -``` - -**FFT-INV** -```bash -./DRAMSys_gem5 ../../DRAMSys/library/resources/simulations/ddr3-gem5-se.json ../../DRAMSys/gem5/gem5_se/MiBench/telecomm/fft-inv/small/config.ini 1 -./DRAMSys_gem5 ../../DRAMSys/library/resources/simulations/ddr3-gem5-se.json ../../DRAMSys/gem5/gem5_se/MiBench/telecomm/fft-inv/large/config.ini 1 -``` - -**GSM Encode** -```bash -./DRAMSys_gem5 ../../DRAMSys/library/resources/simulations/ddr3-gem5-se.json ../../DRAMSys/gem5/gem5_se/MiBench/telecomm/gsm/encode/small/config.ini 1 -./DRAMSys_gem5 ../../DRAMSys/library/resources/simulations/ddr3-gem5-se.json ../../DRAMSys/gem5/gem5_se/MiBench/telecomm/gsm/encode/large/config.ini 1 -``` - -**GSM Decode** -```bash -./DRAMSys_gem5 ../../DRAMSys/library/resources/simulations/ddr3-gem5-se.json ../../DRAMSys/gem5/gem5_se/MiBench/telecomm/gsm/decode/small/config.ini 1 -./DRAMSys_gem5 ../../DRAMSys/library/resources/simulations/ddr3-gem5-se.json ../../DRAMSys/gem5/gem5_se/MiBench/telecomm/gsm/decode/large/config.ini 1 -``` - -Check the folder [DRAMSys/gem5/gem5_se/MiBench](DRAMSys/gem5/gem5_se/MiBench) for all applications and configuration files. - -### More AArch64 Apps - -Full system simulation files for ARM available in [DRAMSys/gem5/gem5_fs/arm64](DRAMSys/gem5/gem5_fs/arm64). You can edit [arm64.rcS](DRAMSys/gem5/gem5_fs/arm64/arm64.rcS) to start an application and call *m5 exit* when it finishes. - -Edit the paths in [config.ini](DRAMSys/gem5/gem5_fs/arm64/config.ini). All files required to build DRAMSys_gem5 and execute the simulation (gem5 library, benchmarks, disk image, etc.) can be obtained with [gem5.TnT]. - -Start a simulation. Example: - -```bash -DRAMSys/build/gem5$ ./DRAMSys_gem5 ../../DRAMSys/library/resources/simulations/rgrsim-gem5-fs.json ../../DRAMSys/gem5/gem5_fs/arm64/config.ini 1 -``` - -Optionally, open another terminal or tab and connect to gem5. - -```bash -$ telnet localhost 3456 -``` - -Note: The port may vary, gem5 prints it during initialization. Example: - -``` -system.terminal: Listening for connections on port 3456 -``` - ## References [1] System Simulation with gem5 and SystemC: The Keystone for Full Interoperability C. Menard, M. Jung, J. Castrillon, N. Wehn. IEEE International Conference on Embedded Computer Systems Architectures Modeling and Simulation (SAMOS), July, 2017, Samos Island, Greece. -[2] Exploring System Performance using Elastic Traces: Fast, Accurate and Portable -R. Jagtap, S. Diestelhorst, A. Hansson, M. Jung, N. Wehn, IEEE International Conference on Embedded Computer Systems Architectures Modeling and Simulation (SAMOS), 2016, Samos Island, Greece. - [gem5.TnT]: https://github.com/tukl-msd/gem5.TnT [MiBench]: http://vhosts.eecs.umich.edu/mibench/ [PARSEC]: http://parsec.cs.princeton.edu/ \ No newline at end of file diff --git a/DRAMSys/gem5/boot_linux/boot_emm.arm b/DRAMSys/gem5/boot_linux/boot_emm.arm deleted file mode 100644 index b46a5d9df55cefb07a0b825a97f2cd9d3119a1f5..0000000000000000000000000000000000000000 GIT binary patch literal 0 HcmV?d00001 literal 823 zcma)3F-yZh6n@v*+IEU4CD6{SWsJ%6LhkJyOXR2+nJP$UPVnAnH;)BU?+= zUme%uy;8hk;S&n)8Qq1?<@;2@Y`+(5I>DNTK3D5(u6!s}%GY2?R=Ht0(&=JaY#Z$RsQ2F}~e`MWuNnA1l&O_p~d{cCc1J$dH(v}9A? jyCBO60ywT^krm~Ew0)VX#EBNO1;`W2b8TsJbC-Sr*sgdA diff --git a/DRAMSys/gem5/boot_linux/vexpress.aarch32.ll_20131205.0-gem5.1cpu.dtb b/DRAMSys/gem5/boot_linux/vexpress.aarch32.ll_20131205.0-gem5.1cpu.dtb deleted file mode 100644 index 6f59f4f9f5c961c316003f9b33976f09cb4b1989..0000000000000000000000000000000000000000 GIT binary patch literal 0 HcmV?d00001 literal 11147 zcmcgyO^hQ)6)sN_AdrydKZF1imOvoxtlP6cGZ2K6Nf1$3v5H`ka!K0lo^dm7yVKpC zp9s+AgcP)ph+9r9T=zCnkWeHJK?rf$6I?;!3d$)U6anA&s$RR=o|(+7B1&r4tM^{L z`s!8HtLkdsxbr`MH|D{g7-PO^%mc3?e*n*i@SMVfwDf1NMx=hmAEcJe=6{ua3k0`Q zc)5EiSbrou=M>4m70-L-${$4eE?7GoH-OXdy?Jv}w9J_AZsQVDG?;N9U+KqeR z`MRp~mvw(|%(|VGSzV4xE6%6lbmu$H7mk@fh8!~{>h`Rg>+yX7Jjys`oKrHF;z>~@ zy8$K|82O|?d*n~)y~DIg7AFry!6V-*~ssxJh#rp7wNc4iej2qK|C2(#bh)}ie49! zCUl;$Htt9DIiClcX)H@rhha@PY{=Fj_8X4YzHrQ$SZ4Yw9@0HL;^(%8CzrR)GDJ+` zE7R5yaQwD;R-}N(oVL`LEzpQpclo}23q10vNB-NcEWW7HEGfW1qWqvfTNQ>YJlhun zuZq;U8}+W?VH$x^{70ZO?|&z5v2W-yrGJAsCXa0rr`W6GF@}F5-3!S;)DNHl9uw=n z4^=*koPB3f-s;l7-@J0m&ws2uwy`c6Go4E?1y9Hf7Tj$6tW~0&leA6jb=$2lFiZWX zX^Ffe+LqSpwrzNkIwxuSwnp3EPjVNB-l1)2&FL7VAe|H&<8TAp@#c%P=3^tRW%`YDjcpYLB=Sz; zH|?+ZjdSUE^GRBhwznrE93<+t8M~Y7hzcUEeZY0Zx=h52v1`Ta6P%)iB|MHb93$9b~OvI-2!g^Xdz(D9evt-%zm4HEMZt`3Sy#Rm+O{^ zb=bGp9$Q~$S+M4l9c)tKM9S;fsIe>%1*$h}a$jI#odbQ4jFVz>Pu(DTABApne5{h% z;XL5@Al6Gd%(mdhF_TKv`2e2fGR^W)q9IrK>^JvF>Qj$po{JbqS>6TtI`TSkLON$@ ztThDfc(fyl0pIaxN7B9cbv&2Z&C?Yaza*W)uUD7k4Lphoer>%WiuUL0$k4{EuY&(4 zk59732)b_5@m0p$mx=GdV9qB7FHjPqG#q)qqYNc*x+c{0+zjLT2k^OhpG#(dh7k@o9-#*>luW&W9qv@cus z>XG(k_jxkXzU*_JjI=L1?a4^{vd?=m(!T6|Pe$68eZiBF_GMr6WTbuB1D=euFZ+@w zBkjw+?8!(|*7B|cP?Xrq^^Uubi@~LkR2`oYBU&$cWv(eE7mr$hD@v)rGRLH`pWq%O z3-Zw1#9lz0ejG+o_J-DGlAXiLM4I$EyYe1hzsd=wdJnGk43tqD$ze7xIF6S6cGxcW zB*tQuKkR6h8H=vsF&#W^f;+v|Ki{Ol)2~rk?!Ha>`s= za;Zb{8K>g}4ug5nscQKe%8XeopMsS)jQJPHI&s`7y8_uk`D@;*Hc%)U>*cb23(BIB=3Vn)X00 z=^i3&=VcLPz3`y68RMF5i?Ye8L4ZnZMKJ0dk-pKW<1e(e&8E7IriiJY!}Xbuiejc= z-Pf}mT#O?wAtnD&+Pt(v3t49%D6p>#%p1?YP^D+tee=E#JC+D=O=mh=f0_a zyE{u|Woh|7$mm*@k(M69kJ9UorVlQI=D9@c4P06JFfIFp@0KRx8XlZBR8WaK~>T%x4I7eAOk`rt*fT?Z91$s!!j2l|! zT6-O3CfoM1(5-T>ERxNhTtRh&C32ntnsdu4QiJt*=DI4@?Ol;OZz&MkCd+Sj5kCt<>WfT*t#R zC1VP8XpiTR{UX`m?GNsgm^E&L99Fp}QQyHWtxIzG1odRxVa22nI`rtSM>D)M`pxsC z`hops*^WCdf4vJ_>Uis|D5EOHYYVQ3AwZ(s_LtPm_w?sM<4>g)x2K@oNvn9MmzAu| zwX>WKs`l#IFi*;r?r@drHBQE=XYmlHV2z?U?RC!j>$o1DeAGE>zbzaxK1A5WdkqZV zFB~r&r`tgvcu$vQ#BlBq4B_gLbA+pWhJkGn1KZ-e0DXdav-ApbL5rM8`M&~9KIa7! z`6w@4H@{{muFJmxt?`6yuwQIL`^GcN{^HcLKHkdEz1hbAw&DBu+>!m`Y@hXySlK`H zNw6J+h3^6TPhNcDsmH&u{;emQYeB|b@LW)Li=E@+kyBi~CKV6&H}>nM@XUQ2n)gq5 zn>sXt3H1)p8CVs$?$OIF5=O#xhXt516&Di96X<~$8^pewZ|}GF5)56A1{udVwCx_Gni~1 zHh*L<>4p3P+i6f0(YVag z3SahmD{HJPeYqDo?i@$$GELVy-EL6jDc(Elvg$D=a-U^QiMR7M-N!}ZU$7Y;ZSz@Y zQ|uyw^}@sB_{x!Slc%PpPq?oTJ8?1R9Mf?+bnlKQSsuleeKG2Vb98#Q9t`$b`W^GLaab>S>Hy!;jX_#Q{ZTSN znTdRFUki`kM|iWa=nwAev_n78ABmJDR+pg^Vx79tH4W9>(iCEaL zWkC?cqe;A_eAI1xU!<*;n~Fov0*ZrW!I8zW+NtNQ zzMr@MPv4hYKiusd@x2i9#P;u?Z_FXlTR(7ZG~YE3|Gv$|PM>34;ae)c^WO4@fBePq z;G@R;n`>WMWL@*%`YplGNi#plM5$AVBhM zG0roIts?19Ci>;s>Mh=PGT?5C2~(W6YO#K>M~BkXR3zidoQ?+ArphwlElg=nm+A9~qf2bm(Wql= zj;nSlcU`_>a4hTaCp3d(JB^cPs=Yih*w~D0CBa6KJU30o@!qV}(u!ObjH3)6;|bqv z;2JXNPd7I3PomQ^lopj&uK#RhM(KFE+s=p4cz}-iXN@{$7U^KKDGKb>S9@bRj?rfF z9Bx;~&^c`(+vY4inO6C2C$IrC7EMLC{wtI4wc!zT~>KRarf?X;+-(I}wD@%JOwlYTVb3U+W6G&K2eFA(QK zBSO^)0QFADINqYm1ZY*L6E0lb-Q9~7cXxMpFD@I|IJCtn4#kR7+}+*Xo#O89`a{n-pWN?%?sFHc zwUWt9CNq;{Gn+RQilX9lO!RE96g9`CkFYGnjKlzAD_CA$Vg^}LJ9D4~G3y&i8J3us zm_gjq259Q|_O>wsnu?m506v?-^7F$w0Ub?^Y+>C}mUXnsC^%5QoEl6-IuY6Rc`ooG ziUvcIOG3g>hy2Q{@?l2)Sp1r%ZF|e*baExdj7+>SyIXSP64zGhn0`OBq498fop9*M zu>7!HC-cdAz{r-ZB(f*r`g->eEA%&U^;TC%y96|jPyxw~BpJc$?fRI~m;h$omv7v! z^D@(b)cb9rfkc#MWAA~av+{NHqlQ+2f zn^0E#Z~=v3o9O@Ch@M?2v$cR$_AyVXrECn#UDxYmmjN@KJ?KYXw{upk_Y$*}td28c zp@BiO_R8bN1fOxfKQp(h8pr5x@I+$HiW4qGi^cL>t!` zOrKYv$rn<+v#}tg$jk#lJbAL!uRgVf7BmJ9kI6$dF%#Nn4b^@nu>3kCq2)HtnAP6j zKiGY;(^V|+91S)tHQMjTb&$r1cs2K?x{VkVI?Cp~)P+Op<`RnoMXwZ0OZmJ;qVBy& zNMDL`AZP6r>ZzIbeAuB8U=u#(Zf>xypJ()QO{G0{>kx=U2*1U?s9JT1+It{pHOF8@l3mzl{+EAc4)GqC6-f(-M>I~^i39|B_<|6>K2 zA>3>yUav2^A_&Z)L9Ch3n_W@G!b#ooffl)1C&AsmQ8T`vlBpyyoSCo%eGnjRaJJ{> zbkN80a1XB$5DI5BZkuW%Y&(A4;R=f}{u*MSb`>Aft0IJyWhY}I z6eZH%(?NzeEc}u5XKlNmRwcJcdzy075(WgJY*FMM5nbsBW1ST@6=>WMIbPh7L8uTTTFnxB1=#Omqy-DO) zt?{Pl4rPDQP=|b9(qXMI!O%0xewuau8~A(qn=1jx8~7Rd)Xdl}p^X!>^Ig@g>F=@L zSg|2#+=WplozO^#2)Qg`2U|8cuxte6rk)-Lp#23VZ}EnRnlf|LKzI8S4WL={3(-vlDHX325+@UG|6pVtMqHU}B%PM+NYYr@2&U1Mp z6usfaQp%NUvwq!tEbt0CsL2~D*kLR;(CerOEG-#y)bkdRPdn~R$u#2J9qnPC^$4_~ z^f`+hCqC8>1sJ<825d#ORfmS`=aP(Qz&3ERLhB*LX^;N`DgZH{B?J=?tcU^z^gtJN z@|@FR@F3VMO|-yOOleuxW@mVCWDFV#tuU(<64lG$EeJ@zhOTSB$fKbbydc7y(ZGLN zgk`QBM7!GM{aPin7(EZb*@DSEe$)++++tK2&}fTh?{%~Kq2SA>{I%8Dm#j@WA1U?A z%vSalTl~eew8U-Y>;4bCMdDWno-g2CYd3FJ z!f7D+SLj!P5fw%YkfjQNOQ#*a>E zZ3C|-lsBJkrh7we*KpThCtQ*wW-Lyj#9eqjgpeQi1s4g$eD1jvGFDd4Nv)%)^24$4 zrU{jO3XDHjDD{Q0viqJJn|!KJI`+|Ty6u6y4sxpqx1RZ_T<|$|P?I|D{70D zXx{VzJ@s|vs}p|%wZ{XwiWhA}O5O)Gy(KUw8)atC5#7R=U|l0tx;D@1oC_IrUadaZ z0}>S}2V1QATPtRSJRSMi^Az1RE(s}h_waprY!4W{4s-_fajxAMWBu(gPX=UD!^mcQ zm;I;x-F_syuYI1s!v}t&<*TUbwXBMd@+Mfp0J^U-t0OSiEW{nnXsN^$D0)(IM(b~B zn8Ul(eiaWdoaw$Txph4S-`LNgZ057Rqg)B-mo(-}o(`kMAr$6muKQQJ5R@Q2$0_#* zR+lOtF^q67AR7W3s&Yu~ z{Cc&FS!V#3W&*={(CdL%oKyCjnJvsyK<*DMzyd!fA(Z@`Oa(m%!Rq56+6PxA#sefb zU;@9CfK%_0q{L2)E-n%|{O~JdvFoaj|5>lAf%1OiH~}btY!VA*GMvL)A))JG4?0J_PbW_dD*+xCZX zQBm@_&9rpqUU37c84M`9ZQKbcbMu-jwU83>eCW6fVnCS#={m*oh z9pQ*-b)c)1S8*yU?*2!5^Gsw~8bPx{`jXkwguOXDd_`Qh*#>&AC!+Zx%3XQ*Ma}|! z`6+U!91mi$@Xj)cf^(R4s{1Trf_+)@4Ewu6!@KtI;)nfZC9LiPx&0%Yte2-WS9RPt zwLAMk5%tv3WriFt9VX{^kgb}%-;z7syt*+59S?s+-^9{)q1s$!wP;*<;_DOSkx>5v zfS%M?KWRB$3N>GQELj2q26UhT9m8F|=$9O?z*g1W_!7gIeFOxYl#I7vyuH^;#=X%$ z0_c`?WNv4f-4EMM-K>8$*8txs>vn(u*PRmNDWK;F#c;9(Y9|P@6Ojq9;&(GtG{Ckz z5?q*_-$=;)5}@JV>$iKm1M=1^>^mQYz;Zp_9az5VIT=Ok*L zA6#^wlVmCftz}nJ-Z%^gN2@cOMk#uD?R#6Wf-9+clHVpM0nU?TW!3nOrZs&J`bw}X zKWz(zLPb2rm9z&9^-dM<=1LJcf|y5fjuVaAFooVW#tu;Y+A?piKA%@8K2N0Im8V<)J+@~ z=aci<5J#(pgQQ3x#_LEBMWsWbcnt}Doigx@MdS`lWSByr!dHONKOMVs41OI6o+;s@ zGUr*BD3X1B)6ZPL`<+|{q=;MgRBT9wGufe*1oqP~jOMoC_I$I^_Pq<2!S-f>A3jE5 z9??=0^(K%z&(4r8d?!Fzyu)BisNAmzPT%(=tTCr@ZJ0`k!!139qMq_8A`{~sP#`d; zF2HY+e@>fd>%&1qMIfSl$_+PUq9gNMbsm#45DK^RxZ zpX0udI;<0HLl?uFYEujjXqBjD<94hT?@0Qnj&f=L0%az+O0idNc%!~YX&dp?9mVej z6-+}v%}t3-cFZ3AL{sJnGw~SW*$Aw#t4^)GKrgmB#Cp%$nd_(;?qL7|3UMFz_z6s< zK9=j1P@Wj{1v4c@}+_mrW2i(JnZ);OVx~{#UfbO^g{a({M<;4!` z>U0=lpOzqSO~p#A?M^6n^NJ>Fc^{G?I!sm`BsKo4k}oxzcfEI&NkE|L4!Hy94Q-H( z+Kz6hvA_q_6h>FtPFszxG=?^<7lc$c^hQ`yyU%}Tl5eH=9P~Z$e1E^Co-FLF9PbS8 zRpx)CsDF}DF*l%u3h*rS7Wzm>87OBpePs=K`@F@vI!x#=Ipibjs6Z~ZX+BgY_T`q|P* z7~n>%^G0GMW@2PxCuZm5B-Z=GF7l@Ijo*p*J;nYjpO$b0INSfnK>kwjhx(5tDsO5X zjqIH4-<6rT|3j7{20A+b8OFQ0B5z!xrY@Eyrpgk+?<{}Ysch;5aCS5?bs~QEneu;_ z#qn1EKhk{8e+}#ZFU@~f^VjzQOvFrV%v|jMmH2OadU~O&CGFjh795;N=S|K;@+N0D zO}cYri*Wlib5l!B0^uVO$)mu9LBWMT$Pt6U2=<5l^AIs~gv~A-ZkT*)QbYEzo=*{Xt}%I_I`C6J%cW(;*Tub z*R0*D%Kyq0q}U;@o$h@b6P~(ccPudRz+kz&(qQMln`=P-5;*(HLGa1}odxRw*gmAH z(~kAVjVjs-i=PVLN}D}Pk53^<#GJ6~Z07|_pRn>jl^*@z*A!mKq{cpoF;6J#)8|Kf z-w04pw?CbV{&1WPbakwXMu?-qQ3lGhMnuGu*{+Z*29n461x~1SA1ZnUa`j>nS;kaD zqK6L-4lbSYbkx*a9!r)^99t!&Y_ji|ZUS9Vzq=%$y4uOw0NFWXvh1rJhz#M!KuFqu zri#6ECc?K+Qx*U_rookycuhQ%Y-}7XGjo7O4!`1gyDlMyTxP;rB^HD)`&u_psR2q< zIL@>^d^dV7OMFJZ!JA3UB;Ze&j+xi}qWj30uq?lKdvwqk@&UG)g6OcVC*V!nKLp0E zq@YW3aj<7=#^AROQ6md<<$|U55Rp*aOTp9NQR9JVOiBK5vh}^PRO#&BO6if?gp!<( zP6@xH;NpO>-hY~g(TXYOsY7@AzWQQ${BvY#?G~xIv32eG>VOR+j-ZN#a@2~UKIR9pW1rIEns`N_TE7+7C?t~otV?Y)nAyjeB_-{|ZLy97on??^^?sA`!Of{60rwv<)`<1+SZT=A1>30a7&W)a;L_RMbanS zxuc=#Nu3Skm6U^Th=rFv1YwMhAvkGpX%lWS<^{(@ZbsVgL1R zzCW=L9=mM2>tX0W2*ql9oahOqIW|Yx(74cvMxn?=ik(Cwz0yi6=QSsRLN)T@?wuOnAxC1lSB=VZsV#JPuA+eNCy^hEOo*Lf zKWmY2Be~&+SMU!c`KuJ-BW|f2?clQzG9o2`nHkd`&1i^GolCU_2Y+wn`abe~J`MUi zU4TeHeH}9FPg&C(^ZP+qAsX;YQT{1_1T|xnBO63s_IwVN!0NBl=}mpUy=&g(U{$%| zIPp#n6(f>yHA`(7Ycjh8Cx5BcMgM4BtT@41L1b-;44JOajNVqLj0HpH+8>j*cIAw? z#gpam2XH?|S4i=?=hR>B-}FS5B%5;M@{H?LcPFRuxwg1!1ClS+%k&@YI|X35Fq{{X z8&j)hWu4e()v)^4QrrRIEJ~K?mO6@LISNBRb>mH0@TzDuhPmzUe3s*jg@e{h555QN ze~;l`Sx?d@($?Xx|K=re+l*kK8bU;IMinT6iZ5EO;i25=Iq?G;Ablj`MH*dA+4(~% zihN?ZZ55tpxO^1;a)fr+tqmr4e`#KgB7j|rN?zhMOp1L!3c+PQqXSYOulu*430UgL zXH}GNTpU)%Bwn$bLE0^Z3&i{Sr;w-kC#ZWot_xe29%j#vCPc3jx4H1eD1fG#&>hc5 z>n-fXt+?H(kF&_2heVIsfkrqhQ36rtS~!rVZi*`mn|3(bpA+fF;vCZ8U2w{6V$OFj z=9tx$A_vS(i;ZgsmzmX3RJM3=UKv-s#L-l{vBl9ARi{^(Aq9K*`mw*YMe;@z;pffA z&U{FI0l}&3Ph~ERvNp9zaQZwvfQf@Nq+$A$`xG7a6&pa4>V=KaDTyrZ!K7{iqSFB$*2I7b0@;YV1YqyWG)X~7maMZ_3dRqIa2GaC?jC@vXL7=CES zZ8x9K*m*o+H8TKP3R*`SroWbJyz9`@uvh-WNtovQUteg?8Mh6#16g8AyE}rGywdTw*GMidXS!1*xr2G#HlaxFmT*qDhHuDEt z7ZT}J?CcNV&#bRY*3n1xd*zdo%Y=N2c z7FVn%06o&5m*&fv#o-2e^!>YSPWwvR8qR3x`+;orE)BuG5Pf=O^kBn?LzkwLbWP}H92TwAyH*KB^;0Em z*a&H*Gg0ff!--e%$Oj!GF2aRipD}CZw4;PD|3(mp3=T4K#7{&rnXieDl5dw!H)v6S zb-M79uoqsb?}IaV#?`)RX@$JTJnxEWvvASwhh$QdxN&N)5$=>LuMLvwDJ!I{f>d}y zDqaPjIo{9XV9Uia7Ix&U_;{hU1Sb9P%?n*h!U??Jba=tigvO$Rva)vF+P6Wn6ZtY^ zMsLj}&vD!2nDKN;FEgB+h6cs+e@DTQtlOwl+^g@ms#OB~R;VxMl9K_Jtx_6G(_C9k zL2O`P`M#?Cydrrv__xjlevZjHWh*hgI>M6RTDmNGnDj|IZq!?cCcaX-Lf5FKPOspo z8XEw$ofRII?O{&LFAk%Hma|gMw{u}96qhkYLr&FC-JQmZDe3hz-0X_$%2p z?T24S8^kNyW=;Mt(?^ZzV;v>U+LMC#4bM}%bF*pq=7y8Z^sCX3XG_(Wr;*EeyE2E^ zl7-#$T4#~pvXnLePPe+;#-J3hpy03%a z5>nws#b(kW1A=(ga|Qel?3h{SrxSM*;WxCxk6UR2^?e}hxepuFD6IriP(SSBYC1xS z>LC$NzxjRhVT+#-$IU`m>_}Tp?n!RxC;#avt09*%irybo>9sdZ)ZbU@g*_CM`LynZ zpMIbaD@(*gPp5>gN z3}#O1DhljyPEL0*5f+)jS`g=lyIONhU$}Z1Ge}olROZ?|DXgw8WLw#%3qhcad?_^2 z5*CtYrsS0I+Fz0^C$Y2wdJPZuu4#0PaYOxftkl3?oqwKYHopnUQ^TuBeb_QkZezl@ zriz1tA@A36jF#QVY7UWEE$hR&8ZQ$lB$`6=_F!;h$kUbTpc0cF$fRe>lY#LsHX?qu z;wF>{8U-pMWLZR9GmW5{L_~-}VuqB98C5KEtM#gd*3%nxm)Nl|22vK4LM-zl9?0?} zI%GSPqJ$V<9t_6T7KT-EfOBO6PiO#}el`2L6MIVz9X)!hE%rrg^17_$_^)Wm=6DDo zWCbZ^8DAC6N_GvsJ8!_7r4D|aU8p9e!~S&iTcZEr0wrrN=*3!GXIEz&jxmXLssxnQ zj#rov5*@sKLXZO+%LvVdPyeKj)8~DTFc)4l=P?W@Ru{zNWq+J zEbvofSJq_j^dD92|0P@3G=QNEZVn2^(KVsL*=oO=aB;uxogs&G$SxBrPAgH@K=j;~ z)#9W~lN6fEy1G4?hL-Cp(9-xkzliFpx10NTl13E70ML4!B)eU%bNVvSsjQMHy~-eW!0~g94?7kM0ze8)Q|Dye_L6Y!6Y| z!-=5Kp_##C{*iskoUsB;T=osh}=u?EyvuJ1# zl!))+w8C}JUr=a7%R>!~RIPe!H?+>3qIbJ_E7W+2TdBX$Sw$>SU3#Dt8`sop@lt;w zy=dyW+(;l@7lrF7LvB#3L3c`a6XX&eXqJNUraK5xySbwAoV(9EvQ=MrOlL80!@I=f zHmsAhGj3Ejy|j+bT4qFb5-pw(v+&sjPkTYhP6)ixxYiuINsNu!;>igD;j@_l`vvj| zqP3Xg?kbT{CW;z`r=x3&ri0xvM3)!~Mq<{IL_sIBWCm3p4gKR}WgWb&4s%0Ud<|0(>Et9f7WxcB-ExIq-$>l-P`VjQN?z(RV3eWci z$w7Dgj^xPyQ2_p<5uZNS1Lq660L#M|rxS4Bf^@mgf7`I0VXrk@h?Q@(dy z;<$VnF;d?5`bVuoXR`8xa+)MbGrx9vAtf%ph$|D9rEk_pP1{AAMO)Hb7-N%SQe5wf zis6&R7`=fzRc7+tEBSsKQCz7ki(qw=L5me;kdLzc)$G<%W>vkcC#z)y)bQJCohy70 zTm@qal+Jo7U63lR(F#(eQ3;r%d5Hk&5-+8u(>z*<)ozRDh84#KFL(E4k?VyH0Rk@M z<_}X=P2M+21EIAKei9i)R!$=HM|#him!e;+J&tF4H{zTLMMRZ0TihNRb2|1b&0qG$ z2C))kp&cD4O4hOSLVG_nSm4fhHSkTh^zubFkur@UiyDBZx0{%!7+#&D{i0l(o+dAg zp#!4ZQ13AiLu|Li<4jm3F?;wja5vfnhJP5KCZg%{+g2RKJ!1V3W6f*~YYk4)v1|j9 zkhAJbhv_FEH0biE)K3~weiahk;Al#gk*iVqh&#=#4Dc&WtQwG-3saCcSrNrqDts~i z)dkaT5s#HE559|hf&{lS_u+IBwR=s^P0&!h%Pxn#;jnFSA;74yDpFs%AW}#%C`Lll>S5B&<$-1c zXpz`9xH-fNen&z`w4M3mbi2Z*?);7h34OF`yXs@!!_FBarWN4^!+9647>IQ6cGb_z znpv(BW|po7JAaCr<=)n+C(qR#CjP`v;6D*1s`O`3>4Z?i>)0c+ zIntyFGf-R=iu_u1hiEwOV^nq`MQ}3F;g|G`+bjfTwNU`oF&*qlcIFQ~-|h1g3>6Bm zAXorVxA?~B*hE{nhR~v57L7b@zjDLjIH7=H+C(0ZNw)Wz@hYycGTkNg?C?zMQ7MOn z>z%YxWRSUk)S{^!3VC5#!oxCQMc-&ONNK zR7)^a0NF^=pJiB+06Fse)??J_i@5)o*j%vjAN$ikeDB{IMEM#H$dST(+biD$MSw8v;tFHTknm8Bh{` zjhvgjthbXJ*av;mGp)!8sAL(*jGd6<%IR^{Ol0i8zm=Uu_(Zw9d6?LsvxHu0Xym7% zn32>RMe7k7*SNro!gUAeP+0j^(jl=DNEPfwc?W&;Egh2fOcWnO7kVu03*Q3>?pRZl zfKqC5$jKK3im7_ifDn^HjdL>2kluV{`BSmNRo;|Qgd9H-0*|gQRjKzQ(JLfMdRzF7 z%^F$}6!_Ue#=x04M6p46OjG}3q;Q5-0a3FGCh8{=frp^ZRmC;Dq~!R~V}R-oMYG~h zZD_S`NFcI8`u?sNe$ZGrC(LV<@Z)xSOh?R7UdmEuk@+(gWVbOvFyCYHTecGo<0nCh zh1wyd9Ho;fhNa@ibA$`yYNepEIdUS&mnl(~@-Nk4IAMUO9bw&xgbdxBaEEg0KRgQ9 z>9PZ#%lGx({-3v;2(!ZK{khZcvAjdP#8qbW9OER^>w#EatVa8Ct z&vO2n*ds=-P-0j(1~!N+L~9;&)hA`6T#M!K7_eX57YvIN`qZxBF&=V$;_Qxl>T_yq z!*rG04tUVp(oluU&bpSCiv;JZDF1{Jk5cYw%bx10_(7;&l*Pu3k>?49{Sni%?YT0w z>NgsBQ>n^aQByYF?71Z6zV`G1GK7UQcf3)psW2KWm)cQJTy`rhd*i8VNqCmvwc3m= zml>}3Zk*#fet41zWR;p_`b_1_S%~7Ki{U^#3qb?*)WPpr47#Pc+~6{?66^GtTuleZ zspy&<+Bwnq)w+877n4&!^JCxbT!V=dmQ8-JmF~73530v%BVGMBnJu$SR#ksQDrHY0 z1rWQjgMm&SWyIVy^mr{MYcemjT1dRoNp_2KM8_z`M=!EX;cEk_(=8ZCh8S{ciAEX+ zZfZqPQ;KmdW<_6H3PyEM5sEGfw@%TomFOmnn$9XuPp`zA8~CnWTB896T|8==sSFb= zNr=uaZHXgQs-cCS48Vn2ei?8rbJ9_Uo? z<#962w_8to_h^AiIbcz2sWtq1j%;qLx$aN$-HJy;awX6^_|&*drNbd`Jwos#^f|XF zTjiW1yEboQ{E(h`wXrh<&-k|q6UGBVFM;^5eyfQ$`JVH5)^bh{UO%EQ7rZtwlGzX^ zTi?|TFv)jB;pvqibhx*%S@u=JepdqgAjxp%CuAds?5FEk@LV4CPA2Qe1q@qr!ot!O z7nhlfso!R;Nlcz40JGbauwkylLbKxJ&2E9O9CzCTO(!0Rzg8a+x(OK=1PGrt0ckDG z-c}tqLjo^-U%%GZ->rW|+QzM~Qf03>i)Q`^eHL+6amL}3f|Vg{f$ZV02dXjrnN+`h z7200XO`^R?4!8jRya0uKf@C{8NkFn~DK=Co;Vc5=8H?p;|(s$WcV_Moyxb^1Fj7q+?%<`6Y0XVftrU$s%TXFjnvd(kTAt>#6 z>Q@b_9NPpO$+HtQBD{NU$Gy`c^c8o?$E40Y9GZeT@=oM?iYC`uWBI7v)L@H~J~(Sz zkVnPU)1aIN2Nch%RV2=d9hN^ReP|m`ACLK_K%pzyegn=(E+|}?-FiM3!Y?&gZQh9w z#fhK4&`aX?xt$BLXWVj+4IYOchZRyp)T!EC7f?ydTHzLixyRb6efc0GagE6FU05joS#x-Ev{k&E1}oPvdC1(V60T(&s(H<$J51r_lNoaBIA~;8ri5Eu3*)v)pYaQ z{$)BWT#Xq3d5al3yYvaUq!B^$m#=%IEXx*q1w$BWZ`JeWeaJW#@uGd9G3;$X-fmpl z+9X{4&P)1|1~>3X)1HU-YS`%F{8!c?t+>E?od*>sR7at`OP)6GCEXl4RR{{(kKD#Nw6^4D`dO>lo+xL9K-; zx$n#mz;LHKvsORK=O-mX19)%!>@(4!WHwP7akJ|lwyLR5;x2_%%4oxzXqz*tm5=eF zPUyYqKm!lQiGWUwrrnX{uL=ueNszA#$`9i_-k%R$pNqa$&vR95+e2ACpG3D{xyt8_ znPa7eTw~b&Yq_hPiro#Kv zPDb;B(I)*4158J2f%t~@f(&tS=ZPl5DXvt6ip}Wh zXae|O+0y2EC^Ou=S()$MskdO`o}UxJUPg;JBrKe3)}$_GYvW6o_-W5gP2^iN!udug z%fb3*3#uGV;NnjUOc|zWG}O5(tvS>q`TN_jyadzqqe{g#8xXLTC3tBRndiApYL{H( z*R|{Q?V_3n_cu||ZI-?pKKdakr|IW`pJef(R7;)5h=ch`*3!-w zeUk~U&X8|ZPz`*d`sPN*-E(t5OtdCtG4wDqi2OBfZs8upgX|O9m9kG?-U{V*{;h`S z0F+f>EqsbR=3Jq{pi-&~C1%phA=X{Vs-4g}0Cgbl?6GuY(6@1Gd!U}lRgGSKvx*vJ z1^Scyxh_&&=qBqT_A%r!BAxjSjaL3Du*YBSzU2mo9l_$ntpUSU*dxJ!GIM%d!?U5V zE~io3sLpr$wAZv)>e&hjkK$)b%*aq+bMoqLd;MNO9n65ns!>PlNS~v_{D=o3nycToE1-Nbc1^4t#;<= zRs7U0x>Su~(FPw1RPyH9y=HkYw@Ii8N1r1ldHH02Rbp@2k{K92>A0Vdm3jj7ufl*& z95L-XW^@%{yI*ETW<)8=VB2k9(5Dh~W&5LHw_WbHi$?W4KVJ!~`{i{!srQX9fwisR zKPgZhxU~S-Td|>E=7!{+W|Po5PDgLr9y4|qEmvD3g;C`+`J*q!))%hQL^&`rK+ux3?;oZc^!S{Ts%Gf1e`NC0lx~U*DVxe2X}z<^_>h zqkiDPe(?-_c}AVbYF|RS5vTIeF3JCG_+;xW^*q~)U&=LIgkM^*)C##D9e2@z*hR

wfWg|@sh~m&N4&Z z2dWZY-^INKaQoBXs~|7C zKEK@XAogj1tMo_;jb(C5Sp|Qfl5W&E7GCKWzwo#v8?OWcPm<>TS?xTSB^?O;$oi$6 zv2!0PtfnJc28CfB@o5Psh-YYsSsR8*W+JU!m#T2$ptEe$5k>yzNm0+7E<(4qP9p)R zaJK8}=DN-aL!_|$Z7r*xGAgvBCH>6DMrC0-T1H5Mp)Jg7%jK12l{vnXJSCA-uCWY} ziL5B85#v+8(&9mJB1Wg8lwhqu%vCW{dnG9=jljrj9Hp$=4O9%YjN-NfrO=8%l_Fqk zVB(6%!ICb%sZ&@2%!{*@Z>G?K9&S>8j89^ke=f>$9{Ba}K}-1YCVH^7H3&@HoOntJ zrGM$l9Y6K{qFq!%%(Q(VUwy2FU;a9rgrq%B8qssr068_nWUEMrM5Ys2uJ8)0J4C;+ z+1pz`X!-ZtWZl-1=BaX!p5s+&MA*?`aW-w(({=S+Lq+;gEo8GNE~xU5G!?AEEKeP` zVX2lTQG0>@;~)jP@K;mBhISe}yk3W=)w!@e;qmPZYnmaOjixbb3+fVZ59oEPF|x zd_Zw!*4XE2tVUc_U7qd2!kT5mwW+;mT#(6uhFii)gfN1aZ{t}uW49~&vso#ayx&v&)alO!7(U; zfC0~yn{rZAJ=pp%ivgk&S`#O|2;w_XItq4Zem!rNS-m3&ah|biZ&ybl}IIM_cRTTXWdZe#yFUycQ_l;dmLg71o zJ*=sYv&Z)q!eR^jFkH>pbv~V~# z-KBjrX$tlzWlr-oNi?-MwdUHKaqS|0A0bc0Lg(4q#fnyy%1jaRGX_r)qqLKySl)(? zfeP}0nhqC6#%w|=Sav6HlTmPJbRAh1H^>NfQetD$-p_ZU#IN+TeJr&gEW{?DVfWNPJsdm|U|_EyaVa z1#g?JDTuY>pFGpZ2Nei%an!Tmrx#`SAoWPwT@@cwzHN+349(7-}^^hzn+TaNC58Fg>91gnT`A zZYgw+W3lixxnM4;B8+^_eF^7Ln1(r|duI7Q&i4cAPeo8bc!gv{Lvj&f)jqF34lKR|(s z_{e~4aI3k%BDEsBfgrWm??W7Uv>v&8U6I4{x$blE?ux#`9C1%LY;=CFKwFCLqGo?J z+T(=ALhKX*{5qC^GPc!0yduKp5p*O}BJ6016g2+|5Fp$O%6yS|b{kFG;UnMiH4^l^-BQAJdR{)U#Ya5iC`7Ww*y?P*>uSHxpMDQeOA5-?kJuz{_&W3 zMFNW)hyV-^OCf1q0>4}ipsRD4YbBU4#Pl)H#km4?D3#beUyjbFDwJKNy7YuzdtX1Y zF-32Ad}b!Rv5~qN4s*&;0}IR*=N3^jhbi;MxMb9C0KmHXU zSda?*UtH-s((!LxDH9_L7w11%Ppy4^H$T#PWkbdK&&x-X zW{2o=US&>x5iI9mRdygnLwxdX;R%-JYnPv8*<8NH{Jnfhk61;&GPQThdiW)nWWv3f zT;V~mkEGBlr)zEZcf!-73P%BH=#E)j*`r zsLC$2^SNXp-B7sQ^-(*XF|J+O2P@&#J?~><#Je;_ngp<-OVgi3Vf_PAmMruZa~xE0QA^)fgs7 zM?b-cy7&>Q5v&P(L{eP)d0OH4Ywj}GDO)mb#XX=(add|JF1+CH0`D>LY4N8Gb6khJ z2V@l^f9NY#ttZj#0Nh_7y~w8eun}7CoK3K z1O2})`J+I^*%@;-^mmVq z?*HcdUs-l`c47|ZH}AaN@8!Sv|KWS@sX@*t)%F|u?7 z5Hry;vC^{>Q&|9k_S_6_X!|#!xucQ2g{6rTJ;2eN`mZ&h=m_}iZ1Q$`{Qq6--za>h z|2&rd*IE@ZdRrp^^FQ<8k2QY-@&7I4=4fgL`v${jg=PHLMa<5|#==HyM*J6ziH(!> z?Ucd$MQrysjgf_e{mtC}rZF-yy{(P^rm=9aygB;6XiRKx#Q%fF$im6-7J&caV`OFI zeDnB!(U@4-IR2+UR`$2e;s4-cW90Zh$IQgW$n~}Y{<}XmF2?`q@2$K4-~&1uy=?=I ze-8VrSbCVg`|5quQw9Lu;{We+3Q~4vZ*l(D83HGukt6VrcbV83xfo$7D8v-RVgElp CC_KLa diff --git a/DRAMSys/gem5/configs/dualElasticTraceReplay.ini b/DRAMSys/gem5/configs/dualElasticTraceReplay.ini deleted file mode 100644 index e6cc4c1a..00000000 --- a/DRAMSys/gem5/configs/dualElasticTraceReplay.ini +++ /dev/null @@ -1,796 +0,0 @@ -[root] -type=Root -children=system -eventq_index=0 -full_system=false -sim_quantum=0 -time_sync_enable=false -time_sync_period=100000000000 -time_sync_spin_threshold=100000000 - -[system] -type=System -children=clk_domain cpu0 cpu1 cpu_clk_domain cpu_voltage_domain dvfs_handler membus1 membus2 physmem tlm1 tlm2 voltage_domain -boot_osflags=a -cache_line_size=64 -clk_domain=system.clk_domain -default_p_state=UNDEFINED -eventq_index=0 -exit_on_work_items=false -init_param=0 -kernel= -kernel_addr_check=true -kernel_extras= -load_addr_mask=18446744073709551615 -load_offset=0 -mem_mode=timing -mem_ranges=0:536870911:0:0:0:0 -memories=system.physmem -mmap_using_noreserve=false -multi_thread=false -num_work_ids=16 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model= -readfile= -symbolfile= -thermal_components= -thermal_model=Null -work_begin_ckpt_count=0 -work_begin_cpu_id_exit=-1 -work_begin_exit_count=0 -work_cpus_ckpt_count=0 -work_end_ckpt_count=0 -work_end_exit_count=0 -work_item_id=-1 -system_port=system.membus1.slave[0] - -[system.clk_domain] -type=SrcClockDomain -clock=1000 -domain_id=-1 -eventq_index=0 -init_perf_level=0 -voltage_domain=system.voltage_domain - -[system.cpu0] -type=TraceCPU -children=dcache dstage2_mmu dtb icache interrupts isa istage2_mmu itb tracer -checker=Null -clk_domain=system.clk_domain -cpu_id=0 -dataTraceFile=../../DRAMSys/gem5/etraces/system.cpu.traceListener.data.gz -default_p_state=UNDEFINED -do_checkpoint_insts=true -do_quiesce=true -do_statistics_insts=true -dstage2_mmu=system.cpu0.dstage2_mmu -dtb=system.cpu0.dtb -enableEarlyExit=false -eventq_index=0 -freqMultiplier=1.0 -function_trace=false -function_trace_start=0 -instTraceFile=../../DRAMSys/gem5/etraces/system.cpu.traceListener.inst.gz -interrupts=system.cpu0.interrupts -isa=system.cpu0.isa -istage2_mmu=system.cpu0.istage2_mmu -itb=system.cpu0.itb -max_insts_all_threads=0 -max_insts_any_thread=0 -max_loads_all_threads=0 -max_loads_any_thread=0 -numThreads=1 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_gating_on_idle=false -power_model= -profile=0 -progressMsgInterval=0 -progress_interval=0 -pwr_gating_latency=300 -simpoint_start_insts= -sizeLoadBuffer=16 -sizeROB=40 -sizeStoreBuffer=16 -socket_id=0 -switched_out=false -syscallRetryLatency=10000 -system=system -tracer=system.cpu0.tracer -wait_for_remote_gdb=false -workload= -dcache_port=system.cpu0.dcache.cpu_side -icache_port=system.cpu0.icache.cpu_side - -[system.cpu0.dcache] -type=Cache -children=replacement_policy tags -addr_ranges=0:18446744073709551615:0:0:0:0 -assoc=2 -clk_domain=system.clk_domain -clusivity=mostly_incl -data_latency=2 -default_p_state=UNDEFINED -demand_mshr_reserve=1 -eventq_index=0 -is_read_only=false -max_miss_count=0 -mshrs=4 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model= -prefetch_on_access=false -prefetcher=Null -replacement_policy=system.cpu0.dcache.replacement_policy -response_latency=2 -sequential_access=false -size=32768 -system=system -tag_latency=2 -tags=system.cpu0.dcache.tags -tgts_per_mshr=20 -warmup_percentage=0 -write_buffers=8 -writeback_clean=false -cpu_side=system.cpu0.dcache_port -mem_side=system.membus1.slave[2] - -[system.cpu0.dcache.replacement_policy] -type=LRURP -eventq_index=0 - -[system.cpu0.dcache.tags] -type=BaseSetAssoc -assoc=2 -block_size=64 -clk_domain=system.clk_domain -data_latency=2 -default_p_state=UNDEFINED -eventq_index=0 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model= -replacement_policy=system.cpu0.dcache.replacement_policy -sequential_access=false -size=32768 -tag_latency=2 -warmup_percentage=0 - -[system.cpu0.dstage2_mmu] -type=ArmStage2MMU -children=stage2_tlb -eventq_index=0 -stage2_tlb=system.cpu0.dstage2_mmu.stage2_tlb -sys=system -tlb=system.cpu0.dtb - -[system.cpu0.dstage2_mmu.stage2_tlb] -type=ArmTLB -children=walker -eventq_index=0 -is_stage2=true -size=32 -sys=system -walker=system.cpu0.dstage2_mmu.stage2_tlb.walker - -[system.cpu0.dstage2_mmu.stage2_tlb.walker] -type=ArmTableWalker -clk_domain=system.clk_domain -default_p_state=UNDEFINED -eventq_index=0 -is_stage2=true -num_squash_per_cycle=2 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model= -sys=system - -[system.cpu0.dtb] -type=ArmTLB -children=walker -eventq_index=0 -is_stage2=false -size=64 -sys=system -walker=system.cpu0.dtb.walker - -[system.cpu0.dtb.walker] -type=ArmTableWalker -clk_domain=system.clk_domain -default_p_state=UNDEFINED -eventq_index=0 -is_stage2=false -num_squash_per_cycle=2 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model= -sys=system - -[system.cpu0.icache] -type=Cache -children=replacement_policy tags -addr_ranges=0:18446744073709551615:0:0:0:0 -assoc=2 -clk_domain=system.clk_domain -clusivity=mostly_incl -data_latency=2 -default_p_state=UNDEFINED -demand_mshr_reserve=1 -eventq_index=0 -is_read_only=true -max_miss_count=0 -mshrs=4 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model= -prefetch_on_access=false -prefetcher=Null -replacement_policy=system.cpu0.icache.replacement_policy -response_latency=2 -sequential_access=false -size=32768 -system=system -tag_latency=2 -tags=system.cpu0.icache.tags -tgts_per_mshr=20 -warmup_percentage=0 -write_buffers=8 -writeback_clean=true -cpu_side=system.cpu0.icache_port -mem_side=system.membus1.slave[1] - -[system.cpu0.icache.replacement_policy] -type=LRURP -eventq_index=0 - -[system.cpu0.icache.tags] -type=BaseSetAssoc -assoc=2 -block_size=64 -clk_domain=system.clk_domain -data_latency=2 -default_p_state=UNDEFINED -eventq_index=0 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model= -replacement_policy=system.cpu0.icache.replacement_policy -sequential_access=false -size=32768 -tag_latency=2 -warmup_percentage=0 - -[system.cpu0.interrupts] -type=ArmInterrupts -eventq_index=0 - -[system.cpu0.isa] -type=ArmISA -decoderFlavour=Generic -eventq_index=0 -fpsid=1090793632 -id_aa64afr0_el1=0 -id_aa64afr1_el1=0 -id_aa64dfr0_el1=1052678 -id_aa64dfr1_el1=0 -id_aa64isar0_el1=0 -id_aa64isar1_el1=0 -id_aa64mmfr0_el1=15728642 -id_aa64mmfr1_el1=0 -id_isar0=34607377 -id_isar1=34677009 -id_isar2=555950401 -id_isar3=17899825 -id_isar4=268501314 -id_isar5=0 -id_mmfr0=270536963 -id_mmfr1=0 -id_mmfr2=19070976 -id_mmfr3=34611729 -impdef_nop=false -midr=1091551472 -pmu=Null -system=system -vecRegRenameMode=Full - -[system.cpu0.istage2_mmu] -type=ArmStage2MMU -children=stage2_tlb -eventq_index=0 -stage2_tlb=system.cpu0.istage2_mmu.stage2_tlb -sys=system -tlb=system.cpu0.itb - -[system.cpu0.istage2_mmu.stage2_tlb] -type=ArmTLB -children=walker -eventq_index=0 -is_stage2=true -size=32 -sys=system -walker=system.cpu0.istage2_mmu.stage2_tlb.walker - -[system.cpu0.istage2_mmu.stage2_tlb.walker] -type=ArmTableWalker -clk_domain=system.clk_domain -default_p_state=UNDEFINED -eventq_index=0 -is_stage2=true -num_squash_per_cycle=2 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model= -sys=system - -[system.cpu0.itb] -type=ArmTLB -children=walker -eventq_index=0 -is_stage2=false -size=64 -sys=system -walker=system.cpu0.itb.walker - -[system.cpu0.itb.walker] -type=ArmTableWalker -clk_domain=system.clk_domain -default_p_state=UNDEFINED -eventq_index=0 -is_stage2=false -num_squash_per_cycle=2 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model= -sys=system - -[system.cpu0.tracer] -type=ExeTracer -eventq_index=0 - -[system.cpu1] -type=TraceCPU -children=dcache dstage2_mmu dtb icache interrupts isa istage2_mmu itb tracer -checker=Null -clk_domain=system.clk_domain -cpu_id=1 -dataTraceFile=../../DRAMSys/gem5/etraces/system.cpu.traceListener.data.gz -default_p_state=UNDEFINED -do_checkpoint_insts=true -do_quiesce=true -do_statistics_insts=true -dstage2_mmu=system.cpu1.dstage2_mmu -dtb=system.cpu1.dtb -enableEarlyExit=false -eventq_index=0 -freqMultiplier=1.0 -function_trace=false -function_trace_start=0 -instTraceFile=../../DRAMSys/gem5/etraces/system.cpu.traceListener.inst.gz -interrupts=system.cpu1.interrupts -isa=system.cpu1.isa -istage2_mmu=system.cpu1.istage2_mmu -itb=system.cpu1.itb -max_insts_all_threads=0 -max_insts_any_thread=0 -max_loads_all_threads=0 -max_loads_any_thread=0 -numThreads=1 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_gating_on_idle=false -power_model= -profile=0 -progressMsgInterval=0 -progress_interval=0 -pwr_gating_latency=300 -simpoint_start_insts= -sizeLoadBuffer=16 -sizeROB=40 -sizeStoreBuffer=16 -socket_id=0 -switched_out=false -syscallRetryLatency=10000 -system=system -tracer=system.cpu1.tracer -wait_for_remote_gdb=false -workload= -dcache_port=system.cpu1.dcache.cpu_side -icache_port=system.cpu1.icache.cpu_side - -[system.cpu1.dcache] -type=Cache -children=replacement_policy tags -addr_ranges=0:18446744073709551615:0:0:0:0 -assoc=2 -clk_domain=system.clk_domain -clusivity=mostly_incl -data_latency=2 -default_p_state=UNDEFINED -demand_mshr_reserve=1 -eventq_index=0 -is_read_only=false -max_miss_count=0 -mshrs=4 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model= -prefetch_on_access=false -prefetcher=Null -replacement_policy=system.cpu1.dcache.replacement_policy -response_latency=2 -sequential_access=false -size=32768 -system=system -tag_latency=2 -tags=system.cpu1.dcache.tags -tgts_per_mshr=20 -warmup_percentage=0 -write_buffers=8 -writeback_clean=false -cpu_side=system.cpu1.dcache_port -mem_side=system.membus2.slave[1] - -[system.cpu1.dcache.replacement_policy] -type=LRURP -eventq_index=0 - -[system.cpu1.dcache.tags] -type=BaseSetAssoc -assoc=2 -block_size=64 -clk_domain=system.clk_domain -data_latency=2 -default_p_state=UNDEFINED -eventq_index=0 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model= -replacement_policy=system.cpu1.dcache.replacement_policy -sequential_access=false -size=32768 -tag_latency=2 -warmup_percentage=0 - -[system.cpu1.dstage2_mmu] -type=ArmStage2MMU -children=stage2_tlb -eventq_index=0 -stage2_tlb=system.cpu1.dstage2_mmu.stage2_tlb -sys=system -tlb=system.cpu1.dtb - -[system.cpu1.dstage2_mmu.stage2_tlb] -type=ArmTLB -children=walker -eventq_index=0 -is_stage2=true -size=32 -sys=system -walker=system.cpu1.dstage2_mmu.stage2_tlb.walker - -[system.cpu1.dstage2_mmu.stage2_tlb.walker] -type=ArmTableWalker -clk_domain=system.clk_domain -default_p_state=UNDEFINED -eventq_index=0 -is_stage2=true -num_squash_per_cycle=2 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model= -sys=system - -[system.cpu1.dtb] -type=ArmTLB -children=walker -eventq_index=0 -is_stage2=false -size=64 -sys=system -walker=system.cpu1.dtb.walker - -[system.cpu1.dtb.walker] -type=ArmTableWalker -clk_domain=system.clk_domain -default_p_state=UNDEFINED -eventq_index=0 -is_stage2=false -num_squash_per_cycle=2 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model= -sys=system - -[system.cpu1.icache] -type=Cache -children=replacement_policy tags -addr_ranges=0:18446744073709551615:0:0:0:0 -assoc=2 -clk_domain=system.clk_domain -clusivity=mostly_incl -data_latency=2 -default_p_state=UNDEFINED -demand_mshr_reserve=1 -eventq_index=0 -is_read_only=true -max_miss_count=0 -mshrs=4 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model= -prefetch_on_access=false -prefetcher=Null -replacement_policy=system.cpu1.icache.replacement_policy -response_latency=2 -sequential_access=false -size=32768 -system=system -tag_latency=2 -tags=system.cpu1.icache.tags -tgts_per_mshr=20 -warmup_percentage=0 -write_buffers=8 -writeback_clean=true -cpu_side=system.cpu1.icache_port -mem_side=system.membus2.slave[0] - -[system.cpu1.icache.replacement_policy] -type=LRURP -eventq_index=0 - -[system.cpu1.icache.tags] -type=BaseSetAssoc -assoc=2 -block_size=64 -clk_domain=system.clk_domain -data_latency=2 -default_p_state=UNDEFINED -eventq_index=0 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model= -replacement_policy=system.cpu1.icache.replacement_policy -sequential_access=false -size=32768 -tag_latency=2 -warmup_percentage=0 - -[system.cpu1.interrupts] -type=ArmInterrupts -eventq_index=0 - -[system.cpu1.isa] -type=ArmISA -decoderFlavour=Generic -eventq_index=0 -fpsid=1090793632 -id_aa64afr0_el1=0 -id_aa64afr1_el1=0 -id_aa64dfr0_el1=1052678 -id_aa64dfr1_el1=0 -id_aa64isar0_el1=0 -id_aa64isar1_el1=0 -id_aa64mmfr0_el1=15728642 -id_aa64mmfr1_el1=0 -id_isar0=34607377 -id_isar1=34677009 -id_isar2=555950401 -id_isar3=17899825 -id_isar4=268501314 -id_isar5=0 -id_mmfr0=270536963 -id_mmfr1=0 -id_mmfr2=19070976 -id_mmfr3=34611729 -impdef_nop=false -midr=1091551472 -pmu=Null -system=system -vecRegRenameMode=Full - -[system.cpu1.istage2_mmu] -type=ArmStage2MMU -children=stage2_tlb -eventq_index=0 -stage2_tlb=system.cpu1.istage2_mmu.stage2_tlb -sys=system -tlb=system.cpu1.itb - -[system.cpu1.istage2_mmu.stage2_tlb] -type=ArmTLB -children=walker -eventq_index=0 -is_stage2=true -size=32 -sys=system -walker=system.cpu1.istage2_mmu.stage2_tlb.walker - -[system.cpu1.istage2_mmu.stage2_tlb.walker] -type=ArmTableWalker -clk_domain=system.clk_domain -default_p_state=UNDEFINED -eventq_index=0 -is_stage2=true -num_squash_per_cycle=2 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model= -sys=system - -[system.cpu1.itb] -type=ArmTLB -children=walker -eventq_index=0 -is_stage2=false -size=64 -sys=system -walker=system.cpu1.itb.walker - -[system.cpu1.itb.walker] -type=ArmTableWalker -clk_domain=system.clk_domain -default_p_state=UNDEFINED -eventq_index=0 -is_stage2=false -num_squash_per_cycle=2 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model= -sys=system - -[system.cpu1.tracer] -type=ExeTracer -eventq_index=0 - -[system.cpu_clk_domain] -type=SrcClockDomain -clock=1000 -domain_id=-1 -eventq_index=0 -init_perf_level=0 -voltage_domain=system.cpu_voltage_domain - -[system.cpu_voltage_domain] -type=VoltageDomain -eventq_index=0 -voltage=1.0 - -[system.dvfs_handler] -type=DVFSHandler -domains= -enable=false -eventq_index=0 -sys_clk_domain=system.clk_domain -transition_latency=100000000 - -[system.membus1] -type=CoherentXBar -children=snoop_filter -clk_domain=system.clk_domain -default_p_state=UNDEFINED -eventq_index=0 -forward_latency=4 -frontend_latency=3 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -point_of_coherency=true -point_of_unification=true -power_model= -response_latency=2 -snoop_filter=system.membus1.snoop_filter -snoop_response_latency=4 -system=system -use_default_range=false -width=16 -master=system.tlm1.port -slave=system.system_port system.cpu0.icache.mem_side system.cpu0.dcache.mem_side - -[system.membus1.snoop_filter] -type=SnoopFilter -eventq_index=0 -lookup_latency=1 -max_capacity=8388608 -system=system - -[system.membus2] -type=CoherentXBar -children=snoop_filter -clk_domain=system.clk_domain -default_p_state=UNDEFINED -eventq_index=0 -forward_latency=4 -frontend_latency=3 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -point_of_coherency=true -point_of_unification=true -power_model= -response_latency=2 -snoop_filter=system.membus2.snoop_filter -snoop_response_latency=4 -system=system -use_default_range=false -width=16 -master=system.tlm2.port -slave=system.cpu1.icache.mem_side system.cpu1.dcache.mem_side - -[system.membus2.snoop_filter] -type=SnoopFilter -eventq_index=0 -lookup_latency=1 -max_capacity=8388608 -system=system - -[system.physmem] -type=SimpleMemory -bandwidth=73.000000 -clk_domain=system.clk_domain -conf_table_reported=true -default_p_state=UNDEFINED -eventq_index=0 -in_addr_map=true -kvm_map=true -latency=30000 -latency_var=0 -null=false -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model= -range=0:134217727:0:0:0:0 - -[system.tlm1] -type=ExternalSlave -addr_ranges=0:268435455:0:0:0:0 -clk_domain=system.clk_domain -default_p_state=UNDEFINED -eventq_index=0 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -port_data=transactor1 -port_type=tlm_slave -power_model= -port=system.membus1.master[0] - -[system.tlm2] -type=ExternalSlave -addr_ranges=0:268435455:0:0:0:0 -clk_domain=system.clk_domain -default_p_state=UNDEFINED -eventq_index=0 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -port_data=transactor2 -port_type=tlm_slave -power_model= -port=system.membus2.master[0] - -[system.voltage_domain] -type=VoltageDomain -eventq_index=0 -voltage=1.0 - diff --git a/DRAMSys/gem5/configs/nvdimmp.ini b/DRAMSys/gem5/configs/nvdimmp.ini deleted file mode 100644 index 5b7ef531..00000000 --- a/DRAMSys/gem5/configs/nvdimmp.ini +++ /dev/null @@ -1,1519 +0,0 @@ -[root] -type=Root -children=system -eventq_index=0 -full_system=true -sim_quantum=0 -time_sync_enable=false -time_sync_period=100000000000 -time_sync_spin_threshold=100000000 - -[system] -type=LinuxArmSystem -children=bridge disks clk_domain cpu cpu_clk_domain cpu_voltage_domain dvfs_handler external_memory intrctrl iobus iocache l2 membus realview terminal tol2bus vncserver voltage_domain -atags_addr=134217728 -boot_loader=/Users/myzinsky/EMS/Programming/gem5.iso/binaries/boot_emm.arm -boot_osflags=earlyprintk=pl011,0x1c090000 console=ttyAMA0 lpj=19988480 norandmaps rw loglevel=8 mem=512MB root=/dev/sda1 -cache_line_size=64 -clk_domain=system.clk_domain -default_p_state=UNDEFINED -dtb_filename=/Users/myzinsky/EMS/Programming/gem5.iso/binaries/vexpress.aarch32.ll_20131205.0-gem5.1cpu.dtb -early_kernel_symbols=false -enable_context_switch_stats_dump=false -eventq_index=0 -exit_on_work_items=false -flags_addr=469827632 -gic_cpu_addr=738205696 -have_large_asid_64=false -have_lpae=true -have_security=false -have_virtualization=false -highest_el_is_64=false -init_param=0 -kernel=/Users/myzinsky/EMS/Programming/gem5.iso/binaries/vmlinux.aarch32.ll_20131205.0-gem5 -kernel_addr_check=false -load_addr_mask=268435455 -load_offset=2147483648 -m5ops_base=0 -machine_type=VExpress_EMM -mem_mode=timing -mem_ranges=2147483648:2684354559:0:0:0:0 -memories=system.realview.nvmem system.realview.vram -mmap_using_noreserve=false -multi_proc=true -multi_thread=false -num_work_ids=16 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -panic_on_oops=false -panic_on_panic=false -phys_addr_range_64=40 -power_model=Null -readfile= -reset_addr_64=0 -symbolfile= -thermal_components= -thermal_model=Null -work_begin_ckpt_count=0 -work_begin_cpu_id_exit=-1 -work_begin_exit_count=0 -work_cpus_ckpt_count=0 -work_end_ckpt_count=0 -work_end_exit_count=0 -work_item_id=-1 -system_port=system.membus.slave[1] - -[system.bridge] -type=Bridge -clk_domain=system.clk_domain -default_p_state=UNDEFINED -delay=50000 -eventq_index=0 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model=Null -ranges=788529152:805306367:0:0:0:0 805306368:1073741823:0:0:0:0 1073741824:1610612735:0:0:0:0 402653184:469762047:0:0:0:0 469762048:536870911:0:0:0:0 -req_size=16 -resp_size=16 -master=system.iobus.slave[0] -slave=system.membus.master[0] - -[system.clk_domain] -type=SrcClockDomain -clock=1000 -domain_id=-1 -eventq_index=0 -init_perf_level=0 -voltage_domain=system.voltage_domain - -[system.cpu] -type=TimingSimpleCPU -children=dcache dstage2_mmu dtb icache interrupts isa istage2_mmu itb tracer -branchPred=Null -checker=Null -clk_domain=system.cpu_clk_domain -cpu_id=0 -default_p_state=UNDEFINED -do_checkpoint_insts=true -do_quiesce=true -do_statistics_insts=true -dstage2_mmu=system.cpu.dstage2_mmu -dtb=system.cpu.dtb -eventq_index=0 -function_trace=false -function_trace_start=0 -interrupts=system.cpu.interrupts -isa=system.cpu.isa -istage2_mmu=system.cpu.istage2_mmu -itb=system.cpu.itb -max_insts_all_threads=0 -max_insts_any_thread=0 -max_loads_all_threads=0 -max_loads_any_thread=0 -numThreads=1 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model=Null -profile=0 -progress_interval=0 -simpoint_start_insts= -socket_id=0 -switched_out=false -syscallRetryLatency=10000 -system=system -tracer=system.cpu.tracer -workload= -dcache_port=system.cpu.dcache.cpu_side -icache_port=system.cpu.icache.cpu_side - -[system.cpu.dcache] -type=Cache -children=tags -addr_ranges=0:18446744073709551615:0:0:0:0 -assoc=2 -clk_domain=system.cpu_clk_domain -clusivity=mostly_incl -data_latency=2 -default_p_state=UNDEFINED -demand_mshr_reserve=1 -eventq_index=0 -is_read_only=false -max_miss_count=0 -mshrs=4 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model=Null -prefetch_on_access=false -prefetcher=Null -response_latency=2 -sequential_access=false -size=65536 -system=system -tag_latency=2 -tags=system.cpu.dcache.tags -tgts_per_mshr=20 -write_buffers=8 -writeback_clean=false -cpu_side=system.cpu.dcache_port -mem_side=system.tol2bus.slave[1] - -[system.cpu.dcache.tags] -type=LRU -assoc=2 -block_size=64 -clk_domain=system.cpu_clk_domain -data_latency=2 -default_p_state=UNDEFINED -eventq_index=0 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model=Null -sequential_access=false -size=65536 -tag_latency=2 - -[system.cpu.dstage2_mmu] -type=ArmStage2MMU -children=stage2_tlb -eventq_index=0 -stage2_tlb=system.cpu.dstage2_mmu.stage2_tlb -sys=system -tlb=system.cpu.dtb - -[system.cpu.dstage2_mmu.stage2_tlb] -type=ArmTLB -children=walker -eventq_index=0 -is_stage2=true -size=32 -sys=system -walker=system.cpu.dstage2_mmu.stage2_tlb.walker - -[system.cpu.dstage2_mmu.stage2_tlb.walker] -type=ArmTableWalker -clk_domain=system.cpu_clk_domain -default_p_state=UNDEFINED -eventq_index=0 -is_stage2=true -num_squash_per_cycle=2 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model=Null -sys=system - -[system.cpu.dtb] -type=ArmTLB -children=walker -eventq_index=0 -is_stage2=false -size=64 -sys=system -walker=system.cpu.dtb.walker - -[system.cpu.dtb.walker] -type=ArmTableWalker -clk_domain=system.cpu_clk_domain -default_p_state=UNDEFINED -eventq_index=0 -is_stage2=false -num_squash_per_cycle=2 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model=Null -sys=system -port=system.tol2bus.slave[3] - -[system.cpu.icache] -type=Cache -children=tags -addr_ranges=0:18446744073709551615:0:0:0:0 -assoc=2 -clk_domain=system.cpu_clk_domain -clusivity=mostly_incl -data_latency=2 -default_p_state=UNDEFINED -demand_mshr_reserve=1 -eventq_index=0 -is_read_only=true -max_miss_count=0 -mshrs=4 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model=Null -prefetch_on_access=false -prefetcher=Null -response_latency=2 -sequential_access=false -size=32768 -system=system -tag_latency=2 -tags=system.cpu.icache.tags -tgts_per_mshr=20 -write_buffers=8 -writeback_clean=true -cpu_side=system.cpu.icache_port -mem_side=system.tol2bus.slave[0] - -[system.cpu.icache.tags] -type=LRU -assoc=2 -block_size=64 -clk_domain=system.cpu_clk_domain -data_latency=2 -default_p_state=UNDEFINED -eventq_index=0 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model=Null -sequential_access=false -size=32768 -tag_latency=2 - -[system.cpu.interrupts] -type=ArmInterrupts -eventq_index=0 - -[system.cpu.isa] -type=ArmISA -decoderFlavour=Generic -eventq_index=0 -fpsid=1090793632 -id_aa64afr0_el1=0 -id_aa64afr1_el1=0 -id_aa64dfr0_el1=1052678 -id_aa64dfr1_el1=0 -id_aa64isar0_el1=0 -id_aa64isar1_el1=0 -id_aa64mmfr0_el1=15728642 -id_aa64mmfr1_el1=0 -id_isar0=34607377 -id_isar1=34677009 -id_isar2=555950401 -id_isar3=17899825 -id_isar4=268501314 -id_isar5=0 -id_mmfr0=270536963 -id_mmfr1=0 -id_mmfr2=19070976 -id_mmfr3=34611729 -midr=1091551472 -pmu=Null -system=system -vecRegRenameMode=Full - -[system.cpu.istage2_mmu] -type=ArmStage2MMU -children=stage2_tlb -eventq_index=0 -stage2_tlb=system.cpu.istage2_mmu.stage2_tlb -sys=system -tlb=system.cpu.itb - -[system.cpu.istage2_mmu.stage2_tlb] -type=ArmTLB -children=walker -eventq_index=0 -is_stage2=true -size=32 -sys=system -walker=system.cpu.istage2_mmu.stage2_tlb.walker - -[system.cpu.istage2_mmu.stage2_tlb.walker] -type=ArmTableWalker -clk_domain=system.cpu_clk_domain -default_p_state=UNDEFINED -eventq_index=0 -is_stage2=true -num_squash_per_cycle=2 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model=Null -sys=system - -[system.cpu.itb] -type=ArmTLB -children=walker -eventq_index=0 -is_stage2=false -size=64 -sys=system -walker=system.cpu.itb.walker - -[system.cpu.itb.walker] -type=ArmTableWalker -clk_domain=system.cpu_clk_domain -default_p_state=UNDEFINED -eventq_index=0 -is_stage2=false -num_squash_per_cycle=2 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model=Null -sys=system -port=system.tol2bus.slave[2] - -[system.cpu.tracer] -type=ExeTracer -eventq_index=0 - -[system.cpu_clk_domain] -type=SrcClockDomain -clock=500 -domain_id=-1 -eventq_index=0 -init_perf_level=0 -voltage_domain=system.cpu_voltage_domain - -[system.cpu_voltage_domain] -type=VoltageDomain -eventq_index=0 -voltage=1.000000 - -[system.dvfs_handler] -type=DVFSHandler -domains= -enable=false -eventq_index=0 -sys_clk_domain=system.clk_domain -transition_latency=100000000 - -[system.external_memory] -type=ExternalSlave -addr_ranges=2147483648:2684354559:0:0:0:0 -clk_domain=system.clk_domain -default_p_state=UNDEFINED -eventq_index=0 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -port_data=transactor1 -port_type=tlm_slave -power_model=Null -port=system.membus.master[6] - -[system.intrctrl] -type=IntrControl -eventq_index=0 -sys=system - -[system.iobus] -type=NoncoherentXBar -clk_domain=system.clk_domain -default_p_state=UNDEFINED -eventq_index=0 -forward_latency=1 -frontend_latency=2 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model=Null -response_latency=2 -use_default_range=false -width=16 -master=system.realview.uart.pio system.realview.realview_io.pio system.realview.pci_host.pio system.realview.timer0.pio system.realview.timer1.pio system.realview.clcd.pio system.realview.kmi0.pio system.realview.kmi1.pio system.realview.cf_ctrl.pio system.realview.rtc.pio system.realview.l2x0_fake.pio system.realview.uart1_fake.pio system.realview.uart2_fake.pio system.realview.uart3_fake.pio system.realview.sp810_fake.pio system.realview.watchdog_fake.pio system.realview.aaci_fake.pio system.realview.lan_fake.pio system.realview.usb_fake.pio system.realview.mmc_fake.pio system.realview.energy_ctrl.pio system.realview.ethernet.pio system.iocache.cpu_side -slave=system.bridge.master system.realview.clcd.dma system.realview.cf_ctrl.dma system.realview.ethernet.dma - -[system.iocache] -type=Cache -children=tags -addr_ranges=2147483648:2684354559:0:0:0:0 -assoc=8 -clk_domain=system.clk_domain -clusivity=mostly_incl -data_latency=50 -default_p_state=UNDEFINED -demand_mshr_reserve=1 -eventq_index=0 -is_read_only=false -max_miss_count=0 -mshrs=20 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model=Null -prefetch_on_access=false -prefetcher=Null -response_latency=50 -sequential_access=false -size=1024 -system=system -tag_latency=50 -tags=system.iocache.tags -tgts_per_mshr=12 -write_buffers=8 -writeback_clean=false -cpu_side=system.iobus.master[22] -mem_side=system.membus.slave[2] - -[system.iocache.tags] -type=LRU -assoc=8 -block_size=64 -clk_domain=system.clk_domain -data_latency=50 -default_p_state=UNDEFINED -eventq_index=0 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model=Null -sequential_access=false -size=1024 -tag_latency=50 - -[system.l2] -type=Cache -children=tags -addr_ranges=0:18446744073709551615:0:0:0:0 -assoc=8 -clk_domain=system.cpu_clk_domain -clusivity=mostly_incl -data_latency=20 -default_p_state=UNDEFINED -demand_mshr_reserve=1 -eventq_index=0 -is_read_only=false -max_miss_count=0 -mshrs=20 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model=Null -prefetch_on_access=false -prefetcher=Null -response_latency=20 -sequential_access=false -size=2097152 -system=system -tag_latency=20 -tags=system.l2.tags -tgts_per_mshr=12 -write_buffers=8 -writeback_clean=false -cpu_side=system.tol2bus.master[0] -mem_side=system.membus.slave[3] - -[system.l2.tags] -type=LRU -assoc=8 -block_size=64 -clk_domain=system.cpu_clk_domain -data_latency=20 -default_p_state=UNDEFINED -eventq_index=0 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model=Null -sequential_access=false -size=2097152 -tag_latency=20 - -[system.membus] -type=CoherentXBar -children=badaddr_responder snoop_filter -clk_domain=system.clk_domain -default_p_state=UNDEFINED -eventq_index=0 -forward_latency=4 -frontend_latency=3 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -point_of_coherency=true -power_model=Null -response_latency=2 -snoop_filter=system.membus.snoop_filter -snoop_response_latency=4 -system=system -use_default_range=false -width=16 -default=system.membus.badaddr_responder.pio -master=system.bridge.slave system.realview.nvmem.port system.realview.gic.pio system.realview.vgic.pio system.realview.local_cpu_timer.pio system.realview.hdlcd.pio system.external_memory.port -slave=system.realview.hdlcd.dma system.system_port system.iocache.mem_side system.l2.mem_side - -[system.membus.badaddr_responder] -type=IsaFake -clk_domain=system.clk_domain -default_p_state=UNDEFINED -eventq_index=0 -fake_mem=false -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -pio_addr=0 -pio_latency=100000 -pio_size=8 -power_model=Null -ret_bad_addr=true -ret_data16=65535 -ret_data32=4294967295 -ret_data64=18446744073709551615 -ret_data8=255 -system=system -update_data=false -warn_access=warn -pio=system.membus.default - -[system.membus.snoop_filter] -type=SnoopFilter -eventq_index=0 -lookup_latency=1 -max_capacity=8388608 -system=system - -[system.realview] -type=RealView -children=aaci_fake cf_ctrl clcd dcc energy_ctrl ethernet generic_timer gic hdlcd ide kmi0 kmi1 l2x0_fake lan_fake local_cpu_timer mcc mmc_fake nvmem pci_host realview_io rtc sp810_fake timer0 timer1 uart uart1_fake uart2_fake uart3_fake usb_fake vgic vram watchdog_fake -eventq_index=0 -intrctrl=system.intrctrl -system=system - -[system.realview.aaci_fake] -type=AmbaFake -amba_id=0 -clk_domain=system.clk_domain -default_p_state=UNDEFINED -eventq_index=0 -ignore_access=false -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -pio_addr=470024192 -pio_latency=100000 -power_model=Null -system=system -pio=system.iobus.master[16] - -[system.realview.cf_ctrl] -type=IdeController -BAR0=471465984 -BAR0LegacyIO=true -BAR0Size=256 -BAR1=471466240 -BAR1LegacyIO=true -BAR1Size=4096 -BAR2=1 -BAR2LegacyIO=false -BAR2Size=8 -BAR3=1 -BAR3LegacyIO=false -BAR3Size=4 -BAR4=1 -BAR4LegacyIO=false -BAR4Size=16 -BAR5=1 -BAR5LegacyIO=false -BAR5Size=0 -BIST=0 -CacheLineSize=0 -CapabilityPtr=0 -CardbusCIS=0 -ClassCode=1 -Command=1 -DeviceID=28945 -ExpansionROM=0 -HeaderType=0 -InterruptLine=31 -InterruptPin=1 -LatencyTimer=0 -LegacyIOBase=0 -MSICAPBaseOffset=0 -MSICAPCapId=0 -MSICAPMaskBits=0 -MSICAPMsgAddr=0 -MSICAPMsgCtrl=0 -MSICAPMsgData=0 -MSICAPMsgUpperAddr=0 -MSICAPNextCapability=0 -MSICAPPendingBits=0 -MSIXCAPBaseOffset=0 -MSIXCAPCapId=0 -MSIXCAPNextCapability=0 -MSIXMsgCtrl=0 -MSIXPbaOffset=0 -MSIXTableOffset=0 -MaximumLatency=0 -MinimumGrant=0 -PMCAPBaseOffset=0 -PMCAPCapId=0 -PMCAPCapabilities=0 -PMCAPCtrlStatus=0 -PMCAPNextCapability=0 -PXCAPBaseOffset=0 -PXCAPCapId=0 -PXCAPCapabilities=0 -PXCAPDevCap2=0 -PXCAPDevCapabilities=0 -PXCAPDevCtrl=0 -PXCAPDevCtrl2=0 -PXCAPDevStatus=0 -PXCAPLinkCap=0 -PXCAPLinkCtrl=0 -PXCAPLinkStatus=0 -PXCAPNextCapability=0 -ProgIF=133 -Revision=0 -Status=640 -SubClassCode=1 -SubsystemID=0 -SubsystemVendorID=0 -VendorID=32902 -clk_domain=system.clk_domain -config_latency=20000 -ctrl_offset=2 -default_p_state=UNDEFINED -disks= -eventq_index=0 -host=system.realview.pci_host -io_shift=2 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -pci_bus=2 -pci_dev=0 -pci_func=0 -pio_latency=30000 -power_model=Null -system=system -dma=system.iobus.slave[2] -pio=system.iobus.master[8] - -[system.realview.clcd] -type=Pl111 -amba_id=1315089 -clk_domain=system.clk_domain -default_p_state=UNDEFINED -enable_capture=true -eventq_index=0 -gic=system.realview.gic -int_num=46 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -pio_addr=471793664 -pio_latency=10000 -pixel_clock=41667 -power_model=Null -system=system -vnc=system.vncserver -dma=system.iobus.slave[1] -pio=system.iobus.master[5] - -[system.realview.dcc] -type=SubSystem -children=osc_cpu osc_ddr osc_hsbm osc_pxl osc_smb osc_sys -eventq_index=0 -thermal_domain=Null - -[system.realview.dcc.osc_cpu] -type=RealViewOsc -dcc=0 -device=0 -eventq_index=0 -freq=16667 -parent=system.realview.realview_io -position=0 -site=1 -voltage_domain=system.voltage_domain - -[system.realview.dcc.osc_ddr] -type=RealViewOsc -dcc=0 -device=8 -eventq_index=0 -freq=25000 -parent=system.realview.realview_io -position=0 -site=1 -voltage_domain=system.voltage_domain - -[system.realview.dcc.osc_hsbm] -type=RealViewOsc -dcc=0 -device=4 -eventq_index=0 -freq=25000 -parent=system.realview.realview_io -position=0 -site=1 -voltage_domain=system.voltage_domain - -[system.realview.dcc.osc_pxl] -type=RealViewOsc -dcc=0 -device=5 -eventq_index=0 -freq=42105 -parent=system.realview.realview_io -position=0 -site=1 -voltage_domain=system.voltage_domain - -[system.realview.dcc.osc_smb] -type=RealViewOsc -dcc=0 -device=6 -eventq_index=0 -freq=20000 -parent=system.realview.realview_io -position=0 -site=1 -voltage_domain=system.voltage_domain - -[system.realview.dcc.osc_sys] -type=RealViewOsc -dcc=0 -device=7 -eventq_index=0 -freq=16667 -parent=system.realview.realview_io -position=0 -site=1 -voltage_domain=system.voltage_domain - -[system.realview.energy_ctrl] -type=EnergyCtrl -clk_domain=system.clk_domain -default_p_state=UNDEFINED -dvfs_handler=system.dvfs_handler -eventq_index=0 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -pio_addr=470286336 -pio_latency=100000 -power_model=Null -system=system -pio=system.iobus.master[20] - -[system.realview.ethernet] -type=IGbE -BAR0=0 -BAR0LegacyIO=false -BAR0Size=131072 -BAR1=0 -BAR1LegacyIO=false -BAR1Size=0 -BAR2=0 -BAR2LegacyIO=false -BAR2Size=0 -BAR3=0 -BAR3LegacyIO=false -BAR3Size=0 -BAR4=0 -BAR4LegacyIO=false -BAR4Size=0 -BAR5=0 -BAR5LegacyIO=false -BAR5Size=0 -BIST=0 -CacheLineSize=0 -CapabilityPtr=0 -CardbusCIS=0 -ClassCode=2 -Command=0 -DeviceID=4213 -ExpansionROM=0 -HeaderType=0 -InterruptLine=1 -InterruptPin=1 -LatencyTimer=0 -LegacyIOBase=0 -MSICAPBaseOffset=0 -MSICAPCapId=0 -MSICAPMaskBits=0 -MSICAPMsgAddr=0 -MSICAPMsgCtrl=0 -MSICAPMsgData=0 -MSICAPMsgUpperAddr=0 -MSICAPNextCapability=0 -MSICAPPendingBits=0 -MSIXCAPBaseOffset=0 -MSIXCAPCapId=0 -MSIXCAPNextCapability=0 -MSIXMsgCtrl=0 -MSIXPbaOffset=0 -MSIXTableOffset=0 -MaximumLatency=0 -MinimumGrant=255 -PMCAPBaseOffset=0 -PMCAPCapId=0 -PMCAPCapabilities=0 -PMCAPCtrlStatus=0 -PMCAPNextCapability=0 -PXCAPBaseOffset=0 -PXCAPCapId=0 -PXCAPCapabilities=0 -PXCAPDevCap2=0 -PXCAPDevCapabilities=0 -PXCAPDevCtrl=0 -PXCAPDevCtrl2=0 -PXCAPDevStatus=0 -PXCAPLinkCap=0 -PXCAPLinkCtrl=0 -PXCAPLinkStatus=0 -PXCAPNextCapability=0 -ProgIF=0 -Revision=0 -Status=0 -SubClassCode=0 -SubsystemID=4104 -SubsystemVendorID=32902 -VendorID=32902 -clk_domain=system.clk_domain -config_latency=20000 -default_p_state=UNDEFINED -eventq_index=0 -fetch_comp_delay=10000 -fetch_delay=10000 -hardware_address=00:90:00:00:00:01 -host=system.realview.pci_host -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -pci_bus=0 -pci_dev=0 -pci_func=0 -phy_epid=896 -phy_pid=680 -pio_latency=30000 -power_model=Null -rx_desc_cache_size=64 -rx_fifo_size=393216 -rx_write_delay=0 -system=system -tx_desc_cache_size=64 -tx_fifo_size=393216 -tx_read_delay=0 -wb_comp_delay=10000 -wb_delay=10000 -dma=system.iobus.slave[3] -pio=system.iobus.master[21] - -[system.realview.generic_timer] -type=GenericTimer -eventq_index=0 -gic=system.realview.gic -int_phys=29 -int_virt=27 -system=system - -[system.realview.gic] -type=Pl390 -clk_domain=system.clk_domain -cpu_addr=738205696 -cpu_pio_delay=10000 -default_p_state=UNDEFINED -dist_addr=738201600 -dist_pio_delay=10000 -eventq_index=0 -gem5_extensions=false -int_latency=10000 -it_lines=128 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -platform=system.realview -power_model=Null -system=system -pio=system.membus.master[2] - -[system.realview.hdlcd] -type=HDLcd -amba_id=1314816 -clk_domain=system.clk_domain -default_p_state=UNDEFINED -enable_capture=true -eventq_index=0 -gic=system.realview.gic -int_num=117 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -pio_addr=721420288 -pio_latency=10000 -pixel_buffer_size=2048 -pixel_chunk=32 -power_model=Null -pxl_clk=system.realview.dcc.osc_pxl -system=system -virt_refresh_rate=50000000000 -vnc=system.vncserver -workaround_dma_line_count=true -workaround_swap_rb=true -dma=system.membus.slave[0] -pio=system.membus.master[5] - -[system.realview.ide] -type=ExternalSlave -children=disks -addr_ranges=0:67108863:0:0:0:0 -clk_domain=system.clk_domain -default_p_state=UNDEFINED -eventq_index=0 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -port_data=transactor2 -port_type=tlm_slave -power_model=Null - -[system.realview.ide.disks] -type=IdeDisk -children=image -delay=1000000 -driveID=master -eventq_index=0 -image=system.realview.ide.disks.image - -[system.realview.ide.disks] -type=IdeDisk -children=image -delay=1000000 -driveID=master -eventq_index=0 -image=system.realview.ide.disks.image - -[system.realview.ide.disks.image] -type=CowDiskImage -children=child -child=system.realview.ide.disks.image.child -eventq_index=0 -image_file= -read_only=false -table_size=65536 - -[system.realview.ide.disks.image] -type=CowDiskImage -children=child -child=system.realview.ide.disks.image.child -eventq_index=0 -image_file= -read_only=false -table_size=65536 - -[system.realview.ide.disks.image.child] -type=RawDiskImage -eventq_index=0 -image_file=/Users/myzinsky/EMS/Programming/gem5.iso/disks/linux-aarch32-ael.img -read_only=true - -[system.realview.ide.disks.image.child] -type=RawDiskImage -eventq_index=0 -image_file=/Users/myzinsky/EMS/Programming/gem5.iso/disks/linux-aarch32-ael.img -read_only=true - -[system.realview.kmi0] -type=Pl050 -amba_id=1314896 -clk_domain=system.clk_domain -default_p_state=UNDEFINED -eventq_index=0 -gic=system.realview.gic -int_delay=1000000 -int_num=44 -is_mouse=false -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -pio_addr=470155264 -pio_latency=100000 -power_model=Null -system=system -vnc=system.vncserver -pio=system.iobus.master[6] - -[system.realview.kmi1] -type=Pl050 -amba_id=1314896 -clk_domain=system.clk_domain -default_p_state=UNDEFINED -eventq_index=0 -gic=system.realview.gic -int_delay=1000000 -int_num=45 -is_mouse=true -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -pio_addr=470220800 -pio_latency=100000 -power_model=Null -system=system -vnc=system.vncserver -pio=system.iobus.master[7] - -[system.realview.l2x0_fake] -type=IsaFake -clk_domain=system.clk_domain -default_p_state=UNDEFINED -eventq_index=0 -fake_mem=false -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -pio_addr=739246080 -pio_latency=100000 -pio_size=4095 -power_model=Null -ret_bad_addr=false -ret_data16=65535 -ret_data32=4294967295 -ret_data64=18446744073709551615 -ret_data8=255 -system=system -update_data=false -warn_access= -pio=system.iobus.master[10] - -[system.realview.lan_fake] -type=IsaFake -clk_domain=system.clk_domain -default_p_state=UNDEFINED -eventq_index=0 -fake_mem=false -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -pio_addr=436207616 -pio_latency=100000 -pio_size=65535 -power_model=Null -ret_bad_addr=false -ret_data16=65535 -ret_data32=4294967295 -ret_data64=18446744073709551615 -ret_data8=255 -system=system -update_data=false -warn_access= -pio=system.iobus.master[17] - -[system.realview.local_cpu_timer] -type=CpuLocalTimer -clk_domain=system.clk_domain -default_p_state=UNDEFINED -eventq_index=0 -gic=system.realview.gic -int_num_timer=29 -int_num_watchdog=30 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -pio_addr=738721792 -pio_latency=100000 -power_model=Null -system=system -pio=system.membus.master[4] - -[system.realview.mcc] -type=SubSystem -children=osc_clcd osc_mcc osc_peripheral osc_system_bus temp_crtl -eventq_index=0 -thermal_domain=Null - -[system.realview.mcc.osc_clcd] -type=RealViewOsc -dcc=0 -device=1 -eventq_index=0 -freq=42105 -parent=system.realview.realview_io -position=0 -site=0 -voltage_domain=system.voltage_domain - -[system.realview.mcc.osc_mcc] -type=RealViewOsc -dcc=0 -device=0 -eventq_index=0 -freq=20000 -parent=system.realview.realview_io -position=0 -site=0 -voltage_domain=system.voltage_domain - -[system.realview.mcc.osc_peripheral] -type=RealViewOsc -dcc=0 -device=2 -eventq_index=0 -freq=41667 -parent=system.realview.realview_io -position=0 -site=0 -voltage_domain=system.voltage_domain - -[system.realview.mcc.osc_system_bus] -type=RealViewOsc -dcc=0 -device=4 -eventq_index=0 -freq=41667 -parent=system.realview.realview_io -position=0 -site=0 -voltage_domain=system.voltage_domain - -[system.realview.mcc.temp_crtl] -type=RealViewTemperatureSensor -dcc=0 -device=0 -eventq_index=0 -parent=system.realview.realview_io -position=0 -site=0 -system=system - -[system.realview.mmc_fake] -type=AmbaFake -amba_id=0 -clk_domain=system.clk_domain -default_p_state=UNDEFINED -eventq_index=0 -ignore_access=false -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -pio_addr=470089728 -pio_latency=100000 -power_model=Null -system=system -pio=system.iobus.master[19] - -[system.realview.nvmem] -type=SimpleMemory -bandwidth=73.000000 -clk_domain=system.clk_domain -conf_table_reported=false -default_p_state=UNDEFINED -eventq_index=0 -in_addr_map=true -kvm_map=true -latency=30000 -latency_var=0 -null=false -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model=Null -range=0:67108863:0:0:0:0 -port=system.membus.master[1] - -[system.realview.pci_host] -type=GenericPciHost -clk_domain=system.clk_domain -conf_base=805306368 -conf_device_bits=16 -conf_size=268435456 -default_p_state=UNDEFINED -eventq_index=0 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -pci_dma_base=0 -pci_mem_base=0 -pci_pio_base=0 -platform=system.realview -power_model=Null -system=system -pio=system.iobus.master[2] - -[system.realview.realview_io] -type=RealViewCtrl -clk_domain=system.clk_domain -default_p_state=UNDEFINED -eventq_index=0 -idreg=35979264 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -pio_addr=469827584 -pio_latency=100000 -power_model=Null -proc_id0=335544320 -proc_id1=335544320 -system=system -pio=system.iobus.master[1] - -[system.realview.rtc] -type=PL031 -amba_id=3412017 -clk_domain=system.clk_domain -default_p_state=UNDEFINED -eventq_index=0 -gic=system.realview.gic -int_delay=100000 -int_num=36 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -pio_addr=471269376 -pio_latency=100000 -power_model=Null -system=system -time=Thu Jan 1 00:00:00 2009 -pio=system.iobus.master[9] - -[system.realview.sp810_fake] -type=AmbaFake -amba_id=0 -clk_domain=system.clk_domain -default_p_state=UNDEFINED -eventq_index=0 -ignore_access=true -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -pio_addr=469893120 -pio_latency=100000 -power_model=Null -system=system -pio=system.iobus.master[14] - -[system.realview.timer0] -type=Sp804 -amba_id=1316868 -clk_domain=system.clk_domain -clock0=1000000 -clock1=1000000 -default_p_state=UNDEFINED -eventq_index=0 -gic=system.realview.gic -int_num0=34 -int_num1=34 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -pio_addr=470876160 -pio_latency=100000 -power_model=Null -system=system -pio=system.iobus.master[3] - -[system.realview.timer1] -type=Sp804 -amba_id=1316868 -clk_domain=system.clk_domain -clock0=1000000 -clock1=1000000 -default_p_state=UNDEFINED -eventq_index=0 -gic=system.realview.gic -int_num0=35 -int_num1=35 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -pio_addr=470941696 -pio_latency=100000 -power_model=Null -system=system -pio=system.iobus.master[4] - -[system.realview.uart] -type=Pl011 -clk_domain=system.clk_domain -default_p_state=UNDEFINED -end_on_eot=false -eventq_index=0 -gic=system.realview.gic -int_delay=100000 -int_num=37 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -pio_addr=470351872 -pio_latency=100000 -platform=system.realview -power_model=Null -system=system -terminal=system.terminal -pio=system.iobus.master[0] - -[system.realview.uart1_fake] -type=AmbaFake -amba_id=0 -clk_domain=system.clk_domain -default_p_state=UNDEFINED -eventq_index=0 -ignore_access=false -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -pio_addr=470417408 -pio_latency=100000 -power_model=Null -system=system -pio=system.iobus.master[11] - -[system.realview.uart2_fake] -type=AmbaFake -amba_id=0 -clk_domain=system.clk_domain -default_p_state=UNDEFINED -eventq_index=0 -ignore_access=false -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -pio_addr=470482944 -pio_latency=100000 -power_model=Null -system=system -pio=system.iobus.master[12] - -[system.realview.uart3_fake] -type=AmbaFake -amba_id=0 -clk_domain=system.clk_domain -default_p_state=UNDEFINED -eventq_index=0 -ignore_access=false -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -pio_addr=470548480 -pio_latency=100000 -power_model=Null -system=system -pio=system.iobus.master[13] - -[system.realview.usb_fake] -type=IsaFake -clk_domain=system.clk_domain -default_p_state=UNDEFINED -eventq_index=0 -fake_mem=false -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -pio_addr=452984832 -pio_latency=100000 -pio_size=131071 -power_model=Null -ret_bad_addr=false -ret_data16=65535 -ret_data32=4294967295 -ret_data64=18446744073709551615 -ret_data8=255 -system=system -update_data=false -warn_access= -pio=system.iobus.master[18] - -[system.realview.vgic] -type=VGic -clk_domain=system.clk_domain -default_p_state=UNDEFINED -eventq_index=0 -gic=system.realview.gic -hv_addr=738213888 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -pio_delay=10000 -platform=system.realview -power_model=Null -ppint=25 -system=system -vcpu_addr=738222080 -pio=system.membus.master[3] - -[system.realview.vram] -type=SimpleMemory -bandwidth=73.000000 -clk_domain=system.clk_domain -conf_table_reported=false -default_p_state=UNDEFINED -eventq_index=0 -in_addr_map=true -kvm_map=true -latency=30000 -latency_var=0 -null=false -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model=Null -range=402653184:436207615:0:0:0:0 - -[system.realview.watchdog_fake] -type=AmbaFake -amba_id=0 -clk_domain=system.clk_domain -default_p_state=UNDEFINED -eventq_index=0 -ignore_access=false -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -pio_addr=470745088 -pio_latency=100000 -power_model=Null -system=system -pio=system.iobus.master[15] - -[system.terminal] -type=Terminal -eventq_index=0 -intr_control=system.intrctrl -number=0 -output=true -port=3456 - -[system.tol2bus] -type=CoherentXBar -children=snoop_filter -clk_domain=system.cpu_clk_domain -default_p_state=UNDEFINED -eventq_index=0 -forward_latency=0 -frontend_latency=1 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -point_of_coherency=false -power_model=Null -response_latency=1 -snoop_filter=system.tol2bus.snoop_filter -snoop_response_latency=1 -system=system -use_default_range=false -width=32 -master=system.l2.cpu_side -slave=system.cpu.icache.mem_side system.cpu.dcache.mem_side system.cpu.itb.walker.port system.cpu.dtb.walker.port - -[system.tol2bus.snoop_filter] -type=SnoopFilter -eventq_index=0 -lookup_latency=0 -max_capacity=8388608 -system=system - -[system.vncserver] -type=VncServer -eventq_index=0 -frame_capture=false -number=0 -port=5900 - -[system.voltage_domain] -type=VoltageDomain -eventq_index=0 -voltage=1.000000 - diff --git a/DRAMSys/gem5/configs/singleElasticTraceReplay.dot.pdf b/DRAMSys/gem5/configs/singleElasticTraceReplay.dot.pdf deleted file mode 100644 index a11fdf3725e0df3f36383171b4f1d05985826a23..0000000000000000000000000000000000000000 GIT binary patch literal 0 HcmV?d00001 literal 14694 zcma)@1ymeM6R1N7?v_AscUasZcyM=jch}(V?ykYzB{(6tySux?TatV4Z|}VGcA4qv z>Z+FNo}u>4*Tm8SLez9LOwh!2$K{XE40r%MD_v7)PEI^paRW;udt*FCphy-P4-b!4 z$i&>)0Cz80cB)8$fe&L)+Qg8t7O+JEzsDEJk28AbFft?DeMyTGWK}itXB< z5C%oR3$6osj~MY_p~Q%I!dy%9T5hOchtT>%-j?~BL1*v(}H`7f=?Q64ER zk70+dCqo~=tKo=F0Xt8Vgaad{Z|Q#gBQcY@mDv|K)APJeF#?lrabB+AW%i#CHNjdS zOQE&73!Eb0pmaaJG0FAuy4^7Ih~FeVwIW2Kj3M)VAsAkiqst?%5>_>Z%VuqB!0tLQrar`n%r9)8kf)v=@z+GuOpWs2l!>pU=u0cP+(jGFu0HR6 zn9ja9D;wEI8Kpl?!$Z6nD7U!?F{{`pE-JLYnwrl}a)zTLmnQ>R6fo-qWuZ4*dzHdQ zDuo!T3f4r{>3e4x8po>3F|0g54_!x~VzGp7P*ufIr6xSFZp`vBjqIq9%dA*(@>zC> zi}{ckq_!%onyY{K5Mo{pN=b#mP$=Q0=nj_@c0{kxV*49snpEyF&g3#~ZJ+N;djkB* zsd)m~s{n#n0fGGt>Wpg~e?~1Nfg4=DI0R)$kC^CAAZd*Z+7ObOCIOvUfHI}1-vVoN zlUPAsL|*r}B?BsTvSE}%Px$ormVh47$YIssFwxILWQ%r7;zr1$&haA>7?0U9kl~!l z)l^Nc@vZ$RIbX>k>DD~MS~5!nUJ`5?AD_R>QDZ8XUbGTK!sW*yC>Eeo3mZW#FKl4~ z$BY_d7*t2_(a1tvdMbUcjBww&7L%}yW4KD+qEvC236)96v>}yns*nEX4ORoaP;IqQ zPqGEe)1J9Uj(?1vq$~|`PZ74LFxifhwv(0Vexq+ zHbU$oN@QQU2?F61d=Po=Ahsj9C9w&Lq`N%EYk?b6x1ToOjT&cv?ucW5vNQA$<@*jt zj=9CQWXO~t?Q~#od$bG(<;&g*Qcsb0!v9Tr-{e5fTFnbpUg~w|ekS1np<9EGWon%d zNo14}b^$+-K#Tms#si$~LU7x;-M){H+&AG)4P2XY9+#f7oqh@!j< zRB$nZ6f;x-(hW>KR8Ref2KfcNW9dNOv`z`)FJ2P_lpEpJ>kKlSA($iVgw@K22j+eR zt86(#iiO)Ay4E2$bp*((M&&uIZb5JEdEzC&*k5uLc(Syfn-I?I@MMh!dBuen6`s zblkcl`g}A!EH7ItlA>_XziuhiE_ULaa3G7%chh|31@$Eu zcnpCxgRl0pi!QB!iKVGXqhby~C4Rs&B(a+ls}A4=$<8KrPlqS(XFox@RV`sd=_gNO zIF>_^wfH(uMti+uE60@qxCu z>hF4opS|3u>5a_Xw)O#HEGX@!OPqF{EzV9C;i4@jZ34a;XEai9ep%y21i9oP6!and ziqS|^F^(GgkP3oL5y1iVWIqJ`S!T241$J6rh6!?&OcIl@b6b;n_}w}6@Nd->ZPh#i zLdZR&&}B0mx3)`~hReYwcqfA*NU=i=P6x^#GbnGR9P$S^=BfxVl>*E7=oifM+ouu)mca{#L^Y;~9N= zyQ&orFUSO>y|S3dOOvrtL;VnsaKI==QJ8%qv`?@lP|Y`bizy{=BVrrwo-Kx@X3Eyi zIsw)oHYNj*r++#y#B?+j-xub%RyB35uQz^#J?Qk+yy?Pl@P?Dug7!!`I=rM?(fb#5 zJ$B4bRUc`#Iv9`Ld#Zw$<>snCgMuoFE7M_wfSQw1J6BQD0Yn9o#~+ z(^z9hA&3v9C@t!f9~ePfQkX?P@hfg|98mC*pQ_}v(<)z;DD1RQ4jfKbpCyNZWzkUX z>@Os=;mU=p zLD&o{w~iFHiR@(jvs-N+PMJ;6OrtR64SFxWY85aw2BuD7ZnYbTWplY`z*Jb6@^Y+@2Bxz>X(x@m9x_q;Np%VRK5o1jHJCeQPtIosnl~%}QmMgS@ zrT$+r5%B6QntBVN-cn!?MbALT@TTyVrT-_``W;>gI@=4&*#ko>JWkFx0q{es0{~|5 zX!&{Z=x|LNBMEna-Fx!dv5#Ufal*V7*=WT@sDge3 z^#r~IWL!>Tgzb<)LEWrZteV(HSDi9OBiDOv_B*VXkKsQ%lQ*4>z*ASOj`LdGmoEFC zPftkPDy}_NA7=C_PMc)k`$eJCe`VcJwt1{xk+Sl1CB(l6=QCam34e}ADKzCK)pz|g zgQ9d@-rjb~Zxj^e;|4hnQ(}dwjK+PxxES3X>bJGrY`9%b^Mlr`1r+#8K*fpxs%Q7oWyQ(c&E)X`M$j;_#ltYWUtRr+9p}EfPhrX> zDlrK$suu%c1W6Jui0Hb@8tdAo2HKB{9`)ROK%47%seC#6W&seuA zQ&bBACTM2wiz(6KjHSGYq|P`t9@5MVl*r+U?_YTKcjy!b+p$V`=hbf!wCWc?~-UwK2RSkY}J{;8Hmh z?uy7#Brmv1mVoq8u)Fe|KonSD7Idp7x;S_&4fSF-otSEMfb=uf0NQ(EJJ)ZoM!&t-SuW4ltUm1>sf6F!`9YfbmGy{E z3__S*BS8g}N~vZx*t$)wjnqO+?hSp&Ah1SoNg7KP!Bi1rwM5khT|#j4%B6fK{|@2H z$9JTeDMt#QQV-p>d0hl{QnqN4N20yi4I;&P6Xd8Ygb49>_-af~7$cK}huLcm&~3ul z8&S){&*&>I(lQcF0y**t^GOX@{iQ_k2eIGxqrjY_-P0)lw82E9OKy~&IK$8EaPdi9n{2w9uu5H-tC& z&(+=Uv#Pj-Bt#H;dc+ZaNgaO8jbQwGNQFyT=({aFqEEp?%CklZ(S)^82;;&FG3Xcl zODvg@VG_R|%wJNkA{zel4`Wno!kiRkTCE^%s_kvBl8JU4vrn9svtT41hjO&2O)~H2 z-}CCnze@}l)E+6d*Opc4suc%Ol2!j{AJ*<=XSkOnK#~u$H28A`*NN7{y<2@KJ1_c2 zh`~#m517+~5kk2l&(k&~uH>VYu8xJ>kLBm`riNk1IwqDl^0nseav`OZ1&>e@f>g|c#NE8XKGZ@tNils3|1;ea%%w|5SH&{-FyDT% zqeLBC@8t_Q`elg>f~%9->{`;v#uG+o3hW7krDwMd9XC$%pg_U%l8t>F80!SN*u*Ju zfkC2quWvi{Ev>8Yi^pT85FOaEM_Dz#KP>6Y{0!6IvlFY4D?I(AFvzXea8YC{ZY_J_ zy;lwP2wX1iS{dBx{|4Kd|BipcVwPpx!^$l^CWx$~8d3%p2?P`ORn*%CY(<`1dJhUr z2(3|TK6lI$j2$g0mrB~W>ODMIk*>_1(N87l>8}Wsq^RFz9Lb-dry&{Qb^Tue%LIKW zj9mhKD2irz9Xg=z!X0rj-?_7#qn15T$!<#Xn?JarEfil-)GC_D7V!gr^;amPv6rjM z?y3D0hJMy*R$;v-!w?9@6MZiuwAv+?0|4jsN1*Wi8AM-jW(gKVKq((-mBKnPTriiV zt(P*dce4hO)T^>um7#%|GmA!;$IG-8U{+qjOd)Dbs9Msj{6k~MMtE?Dlgv@msT#8- zT?Ji6gv>W3&$}RILpr0{PBf`B{z2NMuh33pda2YIp^eGyo0q1gjG=XPYZtxIyqcL1f!+o&lvcA6F%Qy{NJxX#mhej)`o)g33o-syn zrWnj(q)u`np`AIM*^YADt@xARqQrMDI3elYEm*_o)FVT{r=76vw4rs|x%vpVpyoM)l|!;U)z?}WkwIT>`Yw+`6`DKDkA2FQ|jvBb@nOXY)Gd92#Q9} z0c+_kav98SO2-|?6WeO_{>_f9Gn+5LCR^DUlqnR>cdNtQB}0kehQE|$PXp|~dTexC z#8X3XH*&b_`4>)Du2j4KjGSPz@r=J3o)vl7x}yZw>$EYoRZs8X6Uxs-Ebe@*dbF~1 zoq%&WQM{F8DYWaZIf*@4ZG2tZacb7d#Z+C+vLkJNwv;@T48HE5_LdZl6V2!OswL*b z+kE8j)Q0Q!y0 zXd0jSL{@>t&Yt8WbvLqUs}9Q>VfS-O6rrW8!f_2prFP+@*|x5iMkmV4&%H{Kgwot_T`cw zk%UW6)C}WS*%$9cdu9u(ignE z)D;$x!q*09YegO>HW`|&dc0D@Jx;L}-cy&jrB0g*r=N*n->T^1-XQFdJDpR4tD8PE zCpM?`w_sR5S7*)flBpu6+4kycD8LrUZTVFxhVV#cjP#=(dXLKg(yIWc5(Yx=ulFrT_Dbjcy^){n(0UQI zs2Vw3FS40%KVR@BBHSmts|y!G!Uzlb)4jztDy_l$lojMLT!WX_4^9yc$b+doLJ5{YlHR+rf6JibV~> z$!zTD zG%gRj8=}e_g;r}MxueBV(u7>oZ$7>6;3~!RnHA=?EQqF6=Q5Hju3P%rpgvmaou>OZ zgHy+=l$ChNNomXe&BM{r!{U=2y8_2>(w)I!$W(O~tfsvJnC%_R`plII6nU`OLYG#+ zw^@$n=1T49n$(9(&2o|TXz-rgk{Smh|(Qc*LtZ7}i%3dAw0+VV4(q};vwitFr<8YyfbKp|6g}(?1rw^6w zl9x87x*%Y}Or0;^b4L-m`B^WE2Aq>FD^w&b`xv~j_ZBAU%#v2rCny-z9PbY`jo5Y>+T zoHslHGeH_tDaKCifp62QFZiGuthMMDx0u&_p0+U$Lkvw-A}zfF(Fg^M`1|`1T3bm zAf$S9Z|%x}PNnbyuV`EG!|lN|-`ve5;)sQ&+$D??s(w4nE9ugTX_kF9Oy zkvJCut)LnLd~qkXD)0H{KyE$JB@2a`4L6`3$UO`mzOPy?!J`3l6RL46$u`f|u^Qab$dg_maZcwJQ<%WIx=a7PsVLS}9bl zqB8mPMU3}O3gR|kwDYLo#Vgllr%cUv-FHl>qp1$kvBIrYuep+`(8Nq_JH@bqyddY8 zhTW+9;tZ>|#dyPrNvx#6|9LInP*#rHtRFpGlrW2_<^Q- zD)M46a=%d^NFBm5m5d%uiOh9pxba~oKW5f0}-LIp>3S2*7Q zy8xT87})A;xsnL{FOfDVLSi?Z#-!1LdLrm5LvATtx6QMpgwkRyONg}DB4p(|xi0}9 zX?a^Ejx!dUrtM`*Rok5A6E?X7lWWuzt%{T{222%Pxh(l_m!`jm8`k2gYqjmv&!xB} zB+$A(JxesaZnh0)KWp}{1}UA_msw|CoV z7f%^%^>e;LJ~%FORIRX@o;+USjxfnDSpi+>{Qe_(QrweZ$Tr(uWCzZ+2-;m?OpQra z@K^z$0;Z?1sbIfwr5%uFOg|5s&%55S#?@F(lsWe8%k8a@)Ljd5SJUyM+oKi@V$xz3 z##kbV2NbuUM&-n8O9$6&_}0&D7NxRutk6~(!DH-MDkCtfmY~DZJ zqld2K^FGeDp!h_#chnuOSr}lX3*#Jc)GjI5^k)}&Y)fTjOmqt$%0i`GlY3Ov+7KK42ZHdD%0d}z@ry?bXjMoK?u}&s9LPo%wuRx?RNAe!|#37(c<|E=aZPa^709Qrt3m^JKj07JnEC{~q zCb);li}quLo11742?2j2r-+o`S2I~x)&fmL(5^tauwNFWB@&{Iq+c#USkM@uB~mdJ zyMO|0$WtEVCPA7GEJxLN(ZHjCwQ={D-FsXJ3;FzqM$P9U?z~;B2VSme1_OQ3l#gQ^ zWS?c*`PbetF)gy3+}uiUH{vm=WN@6T$n-mm&!go!^cGRKA#Vtp%9J>iQHMp1P<=>1 zqme=0Ys&O5JYT$D)v7=5;Bf}TxT!PT=L5Xxq~Tpe(nlj;_R=SOk(blzC_~GK1Kj9w zNAk=VbdDK~XZSH8?oG@l_il&=q*PM{!1#TxI6FR%WBFy7_v8D%1a4CJ_yW;Gz%8?LX?VQ`u~qHO^!x91F)T98uhwZ?-o zc!A$wz*yQ$%QWg@U)`)vo2b>e-E#(+td@^lE}iV-S6}RcxUOJ((ljw#i@zHO^YGX@ zX3bx)#`vY!uOmT668`|X2TSg=E>`F6hpK|AQmMjHHJ1CCmGb_s>R>TxLmn=TcUGsN zx$LqGdxl!^hd!5CdabQ%NeK9`>2$wSP@3i<_%Bul+*Ff^97ji=ICivQiTS;+0b00B zqxny}E8el7>)S@gn{7Nzg|0_u>u0`aoeU6-kyc#xM#nv*U5Zwtazpi}DR;(^H|?2y zx9NeGU-3EQt;}SdkS(^G*%m}w$jf4rN7Kd%z9(cEOm(5D3IRMf0;mJ2gvSx8;J!0U zTj)!SfN=~=Nbj9>w3hd;6V;doT_oc|I&BU3ko2(psuA7|EV~T52#$L?(xfy% zP<75dHF~Io*iB^qJCSHPXt_Q)ntaHBIQbY|alC{qJTu4s&Crar=A`4`2Nz?9H4a(I zk%5DQAE_r+2j4X>*OqFPhW)8Msf9Sa*DHEKE2 zx@XcCQVCZK2M_vU-bR12VzN?iUgrNDv0WvLVAoIFOAgp*7 z&d@c}VTC__X?3E@*ifyav6KdUVAi9RQRi$+Bh)hX;qnV|`{S-TU9?JO7OfVomhWyp zn{s2+tJg}44Q6eUw7}c1islh12aRJh4iHh=@~P*!@TXAvg_!^RmJxI7cuq|5a4#io0Z;ce*%u6d9k&E)`NbGNW$xiKmagoAY$wyCZp@y?* zyBm78IdsnEO_7KmtDqbM-KGj}a9xv{bciyTEimGzwBZ&a7(SQ(5J}X%qwh=yWiC>l z_cL!;pJE9fc0qXAv7_ogkCb?0C2 zQc=1)npfTKmDi#plUiZd%Ty=bxJ>E#Jq>Lv4-!8nLR#T%HahINfXr#;1b)~<0|zrj zK6>9q^sZ~3M%F@n5ek688ws`RX9FVg4x?(-5K!W#aB6}{)!Y;y33>Y5<}8ZqrxFqH z%R^ywpAESi-6%UJG&uUh`F9fQuiATaKG-k>s~~CU3NX>q3Xd}0H!z5aA2(|><312S zctm8L595^YrGDGN`BaYstHgyN$vW^L$@l!gro|g}#bT;W>wk>uh?zk@1_HWNv6!2S z>5zq;1CN-5W~T(3{t?va5^)qX5jGXz_wD_dp7Yn&#*9e}-7lk;Ib>$d`L+}-(MD7( zvMa{DIAPxao)%jx^j+MWHGQ!{mZ?bgedf8VjXxWg2ehpS{f)<}aRzUSO9N%LzHI$u zyZV?X7wc>Kdd~ySY#N*-sG3qFFE&GDx{vP2%Fh#}E$*{Pg;A%(PGz$y{4_F)>`wB- zs`kUE2(@o+?9&8+NlUGitD>vgL--Yh$WkB}MHP$fLtRxTbDwd1t;|N0O1(UVjQ$lX zC19;)LL|@77x6V~yNkJ6QUyGyrGC@uwngSJ_AmsC-oPvuQBez9LZ2$&d7>Zrd8Fw{ z=rGszGlV>Tkqiyv0hoQ|unFqlezP;OW8AOGh}F{W0>E;0Sib8nau`>;(Op zvuTlNz8rr zyuuFhopb7r>~g#_X-tqTv{@%U`_-d_f(v|gBXA;x{%AzkK?s_wzT>2yy~?|Wm@KfJ z$ndom>&zLRCjqno3q5SdD|s~<`4Bg@R*A#CL?cyNoVb3PrS7Q z)-w{slIaP}34TOqEU}%Jk&j9^*wwRuX^hN}RRTG!8exNKlgJ9mY5ZyoPYhh=FT^X}GkB3!vFCs_(iWPvSx)Fx$>x5`167A8W; zkvYBQk-ekIZj}+Jzz^>mY_u!%96&_ltx$VJ^M!F!u6T|q^Jv>>y&;96{D$3bb|m%S zT%uAK+CYNd&fTpfUKHG}s>SDH6+s)_F7j31$@Uj`uGEi7mpgIc#eSWwMt|`xKIH)B zUG6#l)q+g+YHa@q=>AaAzAd81bP^085fFUmmV4*ilc@FM+bh^yf8iMsmS5qy730G# z^UL#lPjBZJ2(=o@Yc<66faYN3s!zhT%n~hy0%lNm)7i(7q`|6OC(Q}WU8Ucs=wcZO zOr!J-YtE~4Gc&zI2KWf*hmnF=t4a~OUmbd0aW%W#_V$-UH5K1ujGfGC6v35k(eROU z=+~9po^8A~CaIh^wVGyMWLD!VAQ#cnZN5r$i#dq*UcK<1e#=0w_e3VF?ZJFxN9Ybq+ zSi6>%%*ANGto;z{%Ior*OxAt+)}CDKtV|l4xUFM5%IghB%%_!(%f6SA(WWY>($|b> z0Q6ifB^?zD82GD5)rPCdCF%Quz}w&njbKd+X4#(8BcvUTf<_&|-!mvLH^G7om4ny^ zU_oAJNuk)v>(QaCg>3}&dnhga}3xn+T=8Al;JN70`%mP z{0svy(z?`5R`z=u<|``=$a;*Xo!Abo!=0#M;Ar}vYZKa_3$a2T7YbMdsSJgiS`=~} z)`|{Vnz8ZmF%!YmG#1}EL7UMNnZ-9&5JtiHAgj2q&c zNd(!K2h~G29h$0)Ml@%SEDRu`(;Ddw9riG=d6v%Uxb^afh?r3mN|yfch}U45ny91D zKdp7h&MUL6or{ZF2%&A9p0BQsw_sGyZnZg*9Cw8sPbo+U@E-~2t52xj`$7QO7cu(1 z#XG#F_oI%l8jbz{J*#R_xS1dy1_(UQ$27a|XE+l^7-y85K4#MO3cK=bs+~dwMK7mG;%y%PQ32MS5FH(F4aN^mGR8t=ya|eV# ztLnrJ-B!jo)c4ID%5D6nv|&;))o?80b3?PsT&^^jG?ZEltE`iQeD;c=)qX{-8nigt z@Uxg)Q%-ln?LCm!>J6-!E3@__apb~6MYM7Y%zacG`o%2qkj%;PJR}_?lf&eK!(Q-R zJYg14g>5_I1jqKNUfyJ?i1(y!dHA6^3f$N@g+Y&Lgp?wKBjicwK$!5c%n)qXzm>^0YTuASl&r1C& z9+IVF96 z;X6Xo+CDl76E4VD9|`V!ki;@D!duNXR~#Ivk|H}Mn9!yZ~Zd&EnCIeWzF#vj&&dpU)43oO;K zcISpWjY^07_Ms!}1aFn)UTy0c{4n%f_$jK-H;TybxRZ3KOG=n_)2(jQZMl@zn+HH z8ezXd?JT?=jn=&e@~nCeo>n`lFWE+?(2R7<+1T7|jEDN1-)817zCJs7w(L7)y^LfU zzaBTPdOAKm-Syf?V&BF+^gj>YyzXI?Si(BQKQptjH@LXgN|-3T`B*q z9aJgXnw4&*L+g?Bpu^77vX|r=Vha#AOzzE4s^RzLP+C1qx7OMl?pSSetn*)|`(o%j z7Lwu*c}keUvR6(kA)?zRNS<6+o&8oAs)0xz z<(XJg5g9*+0d6B`tqP^?5hPUI{=!{)wJP$U?(sY}J1h0@fV2W3R<$(S-|68+eYUt8 zQYj2S;7m^6srJp!K?`@{R_C#OE5C936~TKBec^w(#W$4hFK&^IjrAXHk?nt>JGwVc z@DB|5f1~bz9N#~?L^NcFEV}@Rt&f!Mc@S}abCS^nc_EstSJ@MuUn*G`Wo-yh;GaC& zID$mEh;S;597)bUE-qivz}L{MOzzz>9(o4hkGr%INj-e&$Nz4c-@UfGD7o@7CGmY= zlOkEib_rDV zt|RU8)k6B$PXwALeB8J@hx9`)=$W&@SE4s)1ow1fE(e_XG&mx422JA@t5&GJXQ!q0 zQCP08%f!>nCF0aWtwl4}K9@0v;103p-%-;(P0ysS0cCtUYXz;D2`uv8Z z$?Jzbv;2qmi|cAN6}=tRPZhAWLbYcO8!+bRz^az|J7+7cKq~^;u)O)zor*Y`dKN9t z9WIuZcYCyCe-aXOlh^!^qZ4QzJ!OzJG9 z@md<08{h$cTk+cIy)mq80H)vBw_d*Gsp;wHehc_@tiKwV7#Raq=>Ay9*&A3W;<5fK z^Y!n{+n9i>*nl4I4KMw7-1H5t{a=^-Za~gK*ZwzFD-Q%(-`w?E%BN#z@K)Xb(>*4( zcJ}{PY*V4}9Z^7@@l}z;Q zjqQLGFFniKNdDhnCZ;z;_&>k@YsbvYjK@L`^bGKLyZ)p9x8A?%_*3?`7Bg_>-mc%Y z|7G>Z_K(fm`S$?;0?dD1zm>mT)Bk1pma;N1{8Ro`2Eb!@lK`#W`tWxRK)bhkfXDCk z0%VV^6f8~NHmu>jJ-q&XO8 zTj7AW1|FH7j)|=m9vuxGBMmbinX$dSH9IX3;06kfY;~-SP4w(&tZa?Q|Ezy$TPuAB zJ>b^5|9`W8f!%cfzGv^xeaf!`yg#grey@Swqxp;N{+E%nt$`sl07yVX1OEBoF*7kS zFyR^E{gKfz0$730dHdj5{v`v@GtvY9Dg37l0H6cj7yl`vX9WDWjE;es4hX{kmmU)X zaAp3NjD_jH+ohvtr3X&jf9L^aOhDKFr;LH&fBHfPTp<75XF5hYM&PXer!6Br%fI!{ z-c|?r2(bOV6H?B^)!@xnZ}7ORl@)OQ|HZzGSQ-N7`5!Lb&R)mX{Op=)m_XsB;(Ul@e&nS9m4oN4(Tgik;@q5&hapqeT`#%>jw~}T)(iJF;rhuKcqvkPSutsxVTaA) z#T1kBN^8v0%g&P&P6Vg7$)hz-b9*UxlK@ zv7=P}VxSRrP8)Q0b^X2Vgz1GluC^2s>TYV3+{I0tjINknnM=_~y!d5F!Mq^*ZKx%#3}uWmP{#Ckd&C**Lemj~O;ugeNd zq?|1=OdcEGA~{IXvv;>!diqH;+ye6PlPBa9j7b8!+=9i{^TfO8g;cisBBBl@&Gj5H zAc?THdiuo8l3NL4L5TuYq-%`133IxXx+JrzDpaTVtgy2><*cf`!&Q(M2{6Kt9AHAW za8ha!agZ_e<1BFsRP~G98%L7q8LF@H*1VS8j5!?_lwK+Vam5z>WSqPbFrqGQnb@6g z>6w?=dli4@XTf*yU0i@sgoLn2(l%yy!4H~BAH~OfED|DfHBFskr zBx35vgX_&}+A@$daj9vSJhhiav>DypRLD;_2Sm)7LM-3?KtTq@qEsdaV>&tRrRVT zn+3(gxC(Do&ZT!tlN{#L{UyvgM8LJ9v#k%X3K{jBo$dQ7dq~#CzA>K#@;$_=!-X#VUsr%@wjZ`k@(f2q4Uzzn>COR%0h2V z-JKgJ88HkD&%L)z3;!s33^C1D2Ki35 zdg(_pdFBjXudlrZ_D@K5o5G3yT#ry=0s<4tQ{B@_^q|(c#Pp60R_efGkewiiGYiz< z+J2gtWrW*0gH`~|5$4^NTHmJdP~cbiRgY>oC*>4V2-bTq(n??c(xZ=!tUwa*t ziSu0jaY$@i&{awrS!E#sFl?v^TZcLFz26>-aF4YzxM(jwA@+&AmRIltNdj24c-Yd7 z`Ol1^&2NNo;Ha%=8XAx*o*2F$m;k4A=EsPXoVUSle z^UTNQ7fQ1#4Mlbg}HcQs18^+W_6R&c}nB{4;^VlAgls_!!#%pX;r zKT{B(ravI;;#2ivO4D!tww45;J_W_;!eD|enTzong)#v!mG>D7%<5S_RfqLP()i07 zqTQOcrfa5Ov?J5e+Chq*e?ckua8%6>>SEzkpZZBRzffQLBUPxmG+$KKfn&j0>5EGN zub~qp_M>wMeAKl^+|18oY^IpAg-!$?{Z+o*W6>-qr=<6`A}oGl ztGXzGj@*>m>$o*;iuK~pb4=)T01?KE!9I$+3F_d0iS|zGmcW1GvwSJ-LOrp-=@|C# zxJMSHQ4*gUju;mHs&vhGM9c@dswL1~w3C>+rK{a>v^F7MnO^=APS0FbNwE5;p|1?M zK{am+pR`D#@Z!~b+Ec&wfc9AXLQe*6nL8Oq#3|KN4K5Dv2QdDD#m@qrOA+Bq|u*KUrT{oyX z+lu&FOu5u=NjFKy33Ry@aj4D=1=d6x9|g~+zV7G-#_6{Dz&6ZIU>1?z6kDj|UG^fx zB{)C3^*?F>S6|s}s9#j*N(f_aC-IQCS}zc-s~26xI<$s^cM8%gpLuej-EN_8)wmbW zhgb{gJ!oJY?a<}f2PDEj&>s_3cV#;tgrMXfk#*7!Al#|}<>b2QxA!Z>clE`8h~yt? zmw359@d=fVZouWPMZ$a0jx?G*eH;pNCU}Xy=EV-<8N)>Q>iUr~~V)xyC47kfo6#rb@Ebswc z;B##JfOD2W{@AYTjL{k2X<(4^>#lD`zX+B_S9E4O#aO$**czV66}$`Ra0N51s zsrN1jZj&E?`~t~kQ7pP3fPc(VMraBMc9%P$33~pdhHVdGY&(B)Zm$>)XKCcY5qXZd zZdYdBc!%&qHn&hsaS1Whe+OH&Q5keZ5)_*e>cIJXmB~%ynY5BRbsOeEBXQqIb0p|~ z1G@$Cl>;;`#&ulTc|aiY89@uCclqqLW&@-|cYm8NO z=QEpZ!PUdGT{V-_Pez(QbV2R)%(nMeyEFWdNWSKf-mPI$X$bZOr@02%>403CovU-#|#Ry@27{Pm;} zwzjhWH*O;;S}Ixq)8EC%8`InWKa?^5QyG9p(Z$9PKqISbZ1_j9tS->-Z63P6f-vw7F0@A5ZU3}6p*_+!Ppw*qfmf`*Q!`iAl%{O>IPa8usU&e{Q}Z)gX251IVG zdByV9|F7DM^`B<_-)gUSHGdUpbO1UgS| zx5pubu@@!5tB{8L&WKGg<^%FwN7VZaybyvA02iO>4c{ebAPYjY8;o-<&?Pw-K}+*CLS+% z2%d*O!APDH<;jcGVC=Jh0|`98dP4cBgA$kAH7H&ziw>u*%WWu!D>pCz{2UrF8&zqk z&9?FMoai>k9~Hd+SgX;(Hb@7viC1)7Uz9>E#J_=kSr9tC*STka!9SWB}tEUtNwYQRh#xJ4caT(=EzCiU=vGg%^qer0nam2RxZXWHb23P zl1x4p*ajI-)-DX{Wz?bnYFx$|>6d=n$QV#z?yT96)r5=>!neuDcKLcr#YGIMAEN@4 zAtSuJ+LB*CNPP0$o=khP*Z?3O2(oe0r1$hvRKdQ|<|8C+#UKEaz`uOw98ZQ9jjZc) z{Tf0NA0NL0x3s1@)wHA6Hh*ZEmb}Y^Dw#FE!brWM-tKbw6>+n`n}RE{Ck6MD_&VDf z>sr~#gpOE;U=9&YnO=J>QaQfIPWVJuS9K_&dUr>)BG+v#0EuS#8_xr`QrHmgW2j7b zQ+JI0L`j0B{Rwbl1!9qS>>7dtaZh-V8fqE$QIc|7-?D0obV0}r>FCpTQG`5KQW0$O z@3`^A#E<9&J%QiUlPPTQK7Ti6ht{bC)!(WGB=VBeC~1Mn9Cj<+CL`Uml#!tp>`<9u z|KiOrzap!ZRl1lg#91t0>PrxAy+@9dd49~8NuA@w_VhY6KMd6#EpKjZ$~Si$$yH55 zW?HVXGgZ60JVTv^^JL_`e1h}5TWb|bFxaK!s=i+-NR%AXx_~}(>zy-9rjW#kFsNzL z(ZjOuu?$~C?v;wmR9GNA{@$?6c_u9fxiqpmjJu(|<`Ulhr3vvT;h4V)nNRFB}CsO-&zDCHSgpFR2S_|l8rqjA@1F41r{$STBv-l(wWTktbZ7Zi?os6il;UHtfK;NK__h8X&-*~`jSBec9V-*zPy#hnw+zhSB(;M9 z21y$C@oH8p=K}`&6Hszu;O){?nd(!(h6Rk$R2^X1gHko3&U59#EYF`j66*XBPq$`iF5Sb6X+YNHc$E z8Zp;xSlTMWVWsF47Fbwup{-z+b4lPX+dQnG&%@kO`M3X)Hk-3CZ-D0h(X6XPT!!r- zHOFqb{UY@3c9~lp=NasT!a*)i|Ehw`he&Yp@OxE7gYrE)eMCz+^NsX8bAV&FbqH?o zt`Z5a5yI92UfTx{44ERj;dEgJGfiql*|Zr>3hY`~RRN_DwF%?W2)WqFPjqy#pX}rp z<%<}Q%)f?THdVrlSTMkm$ zCRr7wD1J{P$BflXN0*9eL+*fTu(loH*kh|ZLV(4|vf&MU2D#~z>9dD(@g0*YdM=78 z0Hzh431Z~-vp(Lc=>{RssOh#jG{&FQeK2NYa#S7uO_)T8em0uA6Aj0z6ZAP5d(DZr z`m;SOEi0u_#CWL!Z-D`sP^h+Qd8x7^=_qLhxiy)WY@3|ks*y}_B^~K)V4|SgiAX~EB3&&z1p~-AAs+F@^A!{jU1(Hg}K7pn} z%64aujmB3X7gyoPNs}vX9?7~Q7tp*tqGtA}8@CeMSZWc&u`EJMnFTMR zn5ewIVhaoT9?R=Zxoj!**O6ra>2uln~5*^KIHsHAe_ zZyOt?Qk#er4W>#otyJbC-(hMdC2T`zN9XsMf_7oNa5ilS<*4bHsCG6pXk4;O!e@DY z+aA_8-FJ-d9#K(!9B1WXWr-;7sB`~#vMtt-C<90`sAJFTt{V_ipHRvh7q&vrPE?bt z9aY3Gq79aibkrtJ+Nbqnqj6(>bZ1T+&aXqRxAx-$v=2$Pqf15y=x7++_Bh;TH+FqK zVX}B`)kW7Go^U+OHVr8?oYIi>sbWlqoJX+F21_Y%w6s}H-y#`q+Xl1x<-R>*nH8B< z;o#zFhT*PrF%c+_^WwDmJM_DdPk$`xj4J>}9_P_SU3Ib@j)mx&=T-24Nc|<{<-~jE*#Nd;^sKQf*>&s47g)5+U@@Rg0-5$re=dyVB>nJYg z6E$4vEpH8&eL6_gYUe&zf7MGp;g}eNe9RTtKBgG0sIvQ6`KiJxuE!EOF4kGQ6|VgQ z^TQrL?$pEYV~Wf1U-xSgxb6pjx9(>TOvJniSlS^`3m$-nwM6ZQ@;j3P>%>#<)7n$b z4DbG$a$7uTWkonW)0CqVEs@yUINysPqjs<&0_YtmTveHz-Nz zF_U-D;DWCoolxuCR)BlYP!->D6TiEvn)Vo6-)L)?8wWJ)_M_!3%tN4iCpV77=%r6D zm|)$*?`SQwR8o>dU)XuG3sGpk-CboREy1~HID~DBNydBO<2Jb(>ugWu-3sFRj42n~6cN`W-D*)nvJp2j^1J0+=l8LO58PkT5Pn$~i185&7)vd*oJDWZ~jy9rA; zr*Kz%_me=k-G~!DZ1ZlWt%?p$c`?s|mBwG6iYeBT=;!1>7V|rDzOEO367DWsqG1@-z7DP#b9%Cd6x7t9R9$!+ieLp! zDu#?s%qmW5xHUjSB~l%ZN-!}eWKP*LlaI=3A7(zaPtL?c4L8arLN#gh4Xrh{+8+5_P?;PCuH$+W=_B_DbQjkW(-HxaFlr_EMF<)J zxX0bE8EDU+JWus!zoa;^m7DBOFM5I!5*5oms#}lBIToJ39)hiExV_3e8WFuvmfO7S zxJdk*Z6>$&B4zbBd_b;m(sjFh;czd|8c3a?=OUB-!HL6NeFpLHWY45Ozcmb6eQ(Y>-968^d(@;EMWQ>?c;6``;%jLJGUk(e6=aU{B! zA#8p;?5H-#a%m5C1O`c2h4^(`7!&AQQ%R#-`4A%Xb4!(4-Pw;w5j;L%Op{eb6gz-c z3A{6aAb^pL;Rm_8s71>fg#6E&oG*0Gx|2@FYA{Z_QHwSwdm~?}eIJv;*3Fecl}&Dv zE!kV8Ps@J8jC6SPW2r#T+H;yCMpMvmk*GLyez@l^o~hq>hM0Vv>ob0uX+6Kg|{jHg$NxejKgoX z5{(dg6qt21IB!ph*;K=~h(=_t=Uqk#F>|M)r5k&IuUIHb94-B^K_LW7;gQQlCyyNGJ7xFl8& zL!I;5vA_m;%*?W2DeRia?uZFj#~F7XZRpQl9X*C6&u_wHnaLQ2B1fL>5#MQhO(*;H z^9tHnH(}S9(&r_!5A|6?yg~xiJ|ok7@vse)nlX_F4k7Fqk4Yfb;%6-&eux&anVP;| zAT9{|qP<1W>Ogjx0`VYj#Kx%jf8&k$R9@Y{P4{Rvs|`7%IS5kZIw6MmEV zM2MM2{}dz18zu5dgv^CC&A7_Hs>|iDr=mn7s+4e;Fxq$7XAqmCN{eZWW7Vq0^Q!Br zFykGuoZ!BO4|Vwp>OqA*P;|w>#T)z4Ob-mqVl{t24nsyMq%PpZ#b=qKb0`Rq!jNQIfqOq7fbybXfV=0 zj&MRRg1tm{Lg^H_*;waFI;MPxd4*LG^>GDYqtOLGaRWQ!5FU6O%B;bfGfyw&up=zS4WM1+`ypWcUq&XJ$NYWJ_4Eo`SI*J5f3$OP6x2 z5g7Xes8-ZOvj?E6s3S zoYA?1znZeL8VTYm!L>{wv>3LUTaf=*J#HLIX4x1vqS8#rDR4fF`|L8EeF34%UDQGl zy6Xmix)Zy>-60O7X0f5$=J{k<1cohBk~n_PT3)3 z9qE zAX!HXD!qmc#p@VV=3U^Ml>3)FlAnMy)aXSusxQwO^Sh!fvQcEwHfuc+uOZ}xYl0~IkozFkRk_hHzqaA3 zn9}+_NgqQ@m0S^lPbXSC+bbb3KK`fh2gg_@#Fj>@(NW=u0@X>XJ_%s z^xY#tHFmIk3NN(uYVGINt zD94~a`TOho;Gkrx?|m&4vjM-V{ve8~ayviC@YxOoEsPKjYBvDkqv{7xx>c&r80Jfx zXVI33<}~zR<+Dp(^3JcPprtqzvZ#6p=2BhbX?2l74rGf8d&G^}`GfSjp2S$8f4vwPJTno%(Yk;4NKYoGM={v4jGCdw%NDwMhrMKM}(nYqNvI9H`7AnuS|xvF!;L=2^MXavd$1wRD0 z1R!@rd@d;pkgn*eIOD#E3VPfzP^^zfsaxI{&p`Mk(>)+-#pZ>@Yq_I%F zz36mWZME~f?|>9hbFoXhpTQm!zf6RtPM)82dki%k*w8~jHM6}nUoi$nCUybeIdC+>6kFl zOC9U%lpd8POZ4tTJ;Lf!_Xb9PtkmjR?so(!6;A9o)TPxZ6*?xbxSB|H4=n1JoMbrMW(;%@gA@EqQ7o)q(T|t zaE&lqdDvp!)eYDDd&`#_wV{^jqwR=4;j0aOv;i9%jSJyDuv$k{8n3^{Sq}oT`X{k7 zMNR>tRUl-JIq3%99ZpSmHvsi)0;teuX6!`x%U<q7wQ2NWnfSjd)Q|ffgULNEKaO+B~iR90|4*{xmWjai2JQ z)ywLGJa5WfRy!Ton}D!dHfO!>QjDXy$xTuo`MQ%Xu_FedreXDwQA}?9CFqF)(3w9) zL>`KBMBF+Z=2+D)*|l*vPw@xM$5gpId3+e z0(!l%?x`e`?nBF5@2Ou-+dX#cE$;WKzT6&7Pa2QT&&vUOX#h88lkj#%s(alRPXR9) zMil<2XGKqx--X2cxxbxIuBb?I*s<(PV52`Wn0%>$EHy!%Vo%1dRaz}A;AnWp62O}+ z1?_6t_D~@C@g$hA&3Ruvgt;ZlrkEh$bg#qa5Z9@~2AvocHwh8zyASm3H()^m4R{T# zTfvvGBk19yd` zwL#r_X@ewlNn*P^-r0NbgS4Z0qhMoI@FX0(POqjxZi(o^&>}(YTwAr+Auk_@B}U zeugm0fW(4RjD(;HV(94#W5eGM;$xvig@lhdg^dyWlKc8SlgDI9aE3!93UVRnE)XF+ zOexvQa?$`b@j-;ng1sSjg;0j*&!Egh15gUbl4ZvlZ$iZx{0Wi9{%hIsaV)GdC3DOv*vX6>zCfHm)9OVI?v}x zT2m~su4Ua7Imjr&4!(Prq#heG4eDNqs`IL(DlB{{1z<)p^j*!q`kYZF2CHBButej91v3Ix8mXY!+m1$+>i`m zcQo#p+RJEKz=WCA%gJVnz$h#T>!8OB?miFK#dU}2oD2wc4^0`$l`6NZ&DI5sd&2S< zwz)`yYK3bi5=Y_*qw?6C;o8^^;jda5?;Cu&+3aol0Ui#15B1hTd z&YQ~{1P*Isfj9(XSTwaAa7+Hg-!R}opsv(F=wirJt;z$|q6ifxFpfnSv^HDwvI*$* z^FWB?{=?RGKxEEU&B~?BlH*T<`x6(t+ZEOO%b6^%x^GLbRy_6Bi$2pls$1z(o|R#T zcQ@-?yN)Bj&*uXoE=`@KWLyLB7Owj3Ye1>G+cDU6a>w6i1`oi6j zsO3UYJ-dOlAvL#4XApB>Uwt7sZbO2-<#YS{gX{;bUIcQ5;(|{#*YaEbymey$d+9GTjjf(aa}T#vgb$XVoX8Gt z7fPv3B()Qy)i0E{ClL!l)sQx$vhXv8thb!bTck5GwJTP$cFR1O5}{S7@usMb>_+VO zcyF;ulv@JOxcK}e=?MyM?-xe$EY%BBH-8S_VOdQ}pBAYq{V@Nj1Bs+@I_q;@guUF@ zz(1S_3TMgvT_#6;1}biIZ||3;gY|N?nw@oPZ8fMxv|yN8LRSMZ1(R*NTkqynXxOV9yNGDu47T7Y0BNz>OsL>7_@5yQ$st47Hc z%F7ff8*je|B%AFEQGltMRkIO5eVqDd#9}vww^etKxy}hYE?M_Z&2_L$f>0Ke>8yrN z+w&t4D+EuC@B3Fzwl97?Bi|NQUduK-o!dO&DLLYAY|z}v>*Zz?`gkBY%FgLKckr@c ztZ^@EVQW@=KGty|@G+%x>K=ojs|*37fYU&<@J>5J1L(Q&z80oWqU-UFUS^Y;vuiS+ zocGfuppjYE>O%DJp#7o)T4U(`I!E6u5w=P}uIw3UgL z+v434XI*m1RnYe^I}PCZGGjhcbf0`!Dr%=gWI|2us3XJ^r=#Ngb%?KCh8^FQr|ap4 z1<{?log{hk@Y`@nUhLC^yJ=9ZwyUtK#Dn02AK^*whxobRR2NIu$_NNG>as*uqy!>l zF(go~fluLg;aB9q8u4JSu_wPn)vO_k9!>2tr$Nn%_P>UHh_RSrF)zk#d5Oh`D>GwzHv*6u>G+qHSBXvlG^kY<)JQdHQ`b?(A0( zkK5;;fw-QS8-SbTv(C!To+#z{u_hYMc${1h*Ly(*Pa5%$Ul)3khO{I_B)sRtl1yk2 zStWaH#`{kQlC|9lQ*cMVC@^0MJ#V~mL|(&5sFCdI-f9^c7mf=w^r35j%zI?C-gS!T z3 zb|C|qu%02nmLN~4Pd-M5#S+D5HU-hQ1C+LLZvL=EsD>ni|2o@Tv|zVh9v^Hux-_hctNt8rXX) zYU{1$Yjm0fZCejew8Zrw@$fN%?qUf7(8GL9ZBWfTP|w^U%maHnd>FOg`X3#Og|3N1 zg+&Az@XXMc?$$+m~dU9rul5`HIfyx58;f_mT_55lq}R0=;fRX9X!G`%oH8vcS^ zWqKlMoi>`;Fa7D<$zpszA;*+e-9*pb1{5~@Xhoq4Q!>|{zb&D#{832CyQ2xl4&_+)CFCxNL) z{=7Xam3SLpnZ!A(%&i$V%u%TYL*&wSf(7YmQ>CF_XE9#AoFPsL%-X=@lsM-LxvU#( zm}+C1!OyUV#cp|Ph@B8EI4#d=8u!!mU8?N?<}V5KWMX%- zvplvwxU7NQE5$s@jUZ6IE=)&GMQqVg-XqAsab;~P@DDV)Rdj2B4qiT`3!FSY* z7@a+HfzP@#dN8g|93gU=@Y??Q{c%hj8$T#378>Bi!S)HNA3s;PT*v@@ze&u52c1wR zRx0-tLu`)yMqBXVCZlqvS$4#8LTpAOaZ~jU)6EvP^ig69IpU`SryTB@(zr4iwg(6S zTr9FPO`uFwx?973t{QEp9RF1EPJU0Ii`}80ozZAh-ATg2Z%HpHhw1QrGsA$2meSf> zXEnL?DbCTj{#aroV?(2c31pG)!;~o-g!1%S5z7e22x6AjMo^5Ck*<)b3Z^8pH z^l6bJ6Ndn5-5Dj-kg+KO1VN}TTPl+nMM)Z-iPMb#)1mUsY^`!m%Vy6Ha^>mjAN{d? z=V%09BG4eE>>Y4}LXa~-_qviNHsjC;l`Mh>OI4Q;AZJ*n6&I27TrP4KWK&DjB=El_ z_eGbJ=gtbUbEr=DTkW2Ubw0zTfA9b9=wuO8qJM5Fg=a;#bG&Qz@Q4eZw48;d>_BQf zxhpnzVVEUWevllUB372-R+rjjF2pa|7pFP$@(bP~@^C|$MIJ?jtV!~o#vk-~uJ!rZ zGjVctb>$ZtRVWd4!O;N^4(8&jrXQE2uhfsjsW};^MS&Nv6anC)IB5j)3{O3^L7Da( zQg)K(?m)L_yLO%g*-wg{9ozIZIHIpd;771W3PQRts~+M+610d1CDx%`X$B$BAaYzM zJMfmqWSyI2=Mj{7)|}gBH;$;0M$0YvFYpO&)lGBrJiU24;g_Ur=uD2`A&P28VHkP`B=XYg%T1+`F*Rd^HTHz;kh(1;6qzD?ph zmuV;Ye@cxd3HWr@KXMySq`CDolVxK~f4TpZ5!RZK@?^CU^LS+tP`Hv+h=NYA1S9!ir}5xGJvlT7 zIfRhb*4=1WN>4-TCKxRhh$oQWJ}-Ez!9YJCYV$z1mMj-J8qGcFT_28JE;p~3CU;`- zi35GN$IKs?$~0J<<4)=6C+j0sQ2e`r5j!k9wb)zJR0)4}OAIMCZQPeG$j8ApvG`{{75v0g`TDUa?UldmZ6qAD)L(=Ow}PfRC5UF4^AB2 zH1vz+<5?#wlYEq47%)q58XW0IM=T8oJJ$^B<%PVyOcgK)%mLGSHJX#2`J>dYdWw2e zCQ=!XQ6=P)+wqc?kD7JZ&*d&s+ZZh6fZI8is%pwy*aHkB$#nm)`S4BZIaM!>fV4}s zWa&Y05+`QHv`pTT1!G3s(ciWClhR8RjO2!j!UhN=VYFg)bb4cV#|7W`A8Hk~2u#lN z3dRa88V39s0TMFf;8HjRa=GUS$;IPy0XcECh>vKqrx?aym>JC}$~W~aHEhy|l_FS+ub`G=RIhimok#UnIDj$gAf06r4SEKJeNHoSaiR9zgKw|tpM zKO3C1%)j^rF9K4Mx)}R1cE_>A{Sd4hz|D&mowdpP;dVas%tGD}4Yoe$7jx+tp{AGN zM1?4mN956#Tc5icKbG^?mQir)SYrgO#5F3Ng-_TQ;Fn?)f%WUH*qsVzo(XyFi@CU~ z6lX>*C~J>+L%-xVpQFHWdol#uG(|bOZo{8Z2A$L5`v=Ci;J*i-r`;Km6vo1vx__+S zSS3ytT-{i_zifKEsz2~D{y~!-4AJFoNy*%%`=nqYa#WE^B+q)HuF$;i!6sytcpAS- zH_DVjtNnAu@)^HP#oU&7hzMqjuj>T~p*g4)K<*-sCafVH6?QPnH~MlZ?uPS4%L6=6 zWPOe_S}r)r4m4GHjix;$lIM|x{be%au;IvwV}aVTQBW#zN5ia{(Pn>+sQvD7bQ0_J zoa0yL6^E?Xu8hr-W7jDw3s84!0=yv7IqZqxg|PS6BQ@g-4eqS-$A+F&8-3Wx3hZC` z3j)uE-nusH^B*?+8q=ui0tyL};WNFn~%iLmpDdRwC0l}(vW;tBX2suaM&OJNV?GsY6 zwU_r$@o!`D5MF z=QP$AIHjd%!b3!B)i)Oe1P`9MW1(db)%hVj=XAcbIp1?mvME4-wKAJ z+fWb`V00Bh3G z($lm44WMNEU#KD7J38|J@0^#W{Ge3_Equ!(g?lbood2A341R8?7VA~kgePw$3!}U( z{#V#1k5-OgaW2C2aAT618Xpg8TgF4rV7zgc7DAZ^-d?<7v%Jo=-NnR~ z=QpfNOxW%0rDTETk;wGVrn|nBT{g|@4YF`BS6Q{g4JuG^0nUT&Sw}cCucUljcDYoC zB4$kN!cj+><*S7>QB?VsrGOTmp;<%fM+J8+k_n3Ya`^rzpAm&!GKX`~VyeLit4Gfq z(m*e_I)VPI+f_|@%bJ0S>Y*?*O&V63B$hR)o)UQ*Ek$)F-^*;ZFtx!tDHxAoXP6cv z87P@S)(>Fi0V~xj?Y$vzS1^ai1dLJWm?q&{rI{6IZaSm$nMJDlzcF{PU$(cj&+IoK zRz!`i=4_%+TGdaMed{|2QsTA7ayD_yw~E-Jy3y6R1wKc_*m)P|%Y3!~>71-I_OpO7 zwgcg!JN?bkIJP)^K79ebV%(!GKd_1KM{d{gm0qxE^ny`ZgJ_gye5#}8e{=mOfqx@& z*=YYxHQhTD_HS6}UtrdEq^+Q#oj%ai#@-tE2MGI4lGe3+L((eqi>Z85qL4JzGX(0| zn_62bydhox$s??5X=>pDApO@c;C-CzF9r);<2NWR{Xe<+|H9o;(bF;js2JWJbhK~K zTede#|AOC&+3Q-E>hoC{TNnap|48xK>A%Bw*=U*mblIbQKjRMglbOGEoRHPqVM zJG|q>{|$dl_b&|l8+`liOzYd`0FdhIngXo>bkuZ=)XV@<6MK6bcA7Wz`Ww+0sB2?l zs&7Ya4KybEYX`^ztqmOX-_FSX|BL+#)lT>Chj0JdsRFuhJH*=f&no!i%|C$c{}OTr z8X7^;0_YeaY5#cvn3 system_membus_slave; -system_membus_master -> system_external_memory_port; -system_cpu_cluster_toL2Bus_master -> system_cpu_cluster_l2_cpu_side; -system_cpu_cluster_l2_mem_side -> system_membus_slave; -system_cpu_cluster_cpus_icache_port -> system_cpu_cluster_cpus_icache_cpu_side; -system_cpu_cluster_cpus_dcache_port -> system_cpu_cluster_cpus_dcache_cpu_side; -system_cpu_cluster_cpus_dtb_walker_cache_mem_side -> system_cpu_cluster_toL2Bus_slave; -system_cpu_cluster_cpus_icache_mem_side -> system_cpu_cluster_toL2Bus_slave; -system_cpu_cluster_cpus_dtb_walker_port -> system_cpu_cluster_cpus_dtb_walker_cache_cpu_side; -system_cpu_cluster_cpus_itb_walker_cache_mem_side -> system_cpu_cluster_toL2Bus_slave; -system_cpu_cluster_cpus_itb_walker_port -> system_cpu_cluster_cpus_itb_walker_cache_cpu_side; -system_cpu_cluster_cpus_dcache_mem_side -> system_cpu_cluster_toL2Bus_slave; -} diff --git a/DRAMSys/gem5/gem5_se/almabench/config.dot.pdf b/DRAMSys/gem5/gem5_se/almabench/config.dot.pdf deleted file mode 100644 index 9e5641a7678f36de11b0df5b0e06b8beeaf7f801..0000000000000000000000000000000000000000 GIT binary patch literal 0 HcmV?d00001 literal 19220 zcmZsC1CS<7)9vnH$F}Wx#E{HlFl-&@1EhsnLAocJYP znw~G1Mf-Ep2-kDpn!&2FDp^WT+JsiQ6q+A#R+ch^WoLu%lGg&7E^Ogl5#ma2DcF|A zcB=%IsRuzG>L8@bu~MgeWv6!T#9^Yz^V#0&+cbA4OklR#03PdTkvPQT%d(68*6k70&BGrB(i)&s6C+~^5nsB%%;Any3r}Y?EM^0EmwzsC_{>k{AhC=`Tb4(-pH?| zhv{v}a zhM{%4c4l|6{3RXdQ7F2mAibI}Q8vGpGl`+0?LBQY<7WngOz;%{5-vt# zSt`z8fhjy`zdr+65zvV)5Yo^&qf6sgJ`tr}-|nZT5F=<2cE5pMfIV%$G%)Krw|kYY zHbI~9;2Qb;hMtMJ>7rZWtKroX1FlIJJM!s^z<|R4sd^} z@Xo_8;Hmgx?m%r!bReOEQxf17GZ-l)sjDdyO3IQ1iPKt=65$guX`mw%%(D-ECv;A; zW{2mre!{dYny3dJIUmyTv7cKi0B#)qrL&wIF+Qq|&NT+q=#BIZ%R$^H70}j;^5dlXx-; z6Pr(IA3=*z0CnZlhoYU~(+1D%Qqu;uUeyl~QcuP&!hnR~hIEoc{^x>wLCnV8yH18g z5hhe=PT7_bpY3FOf8En3hUC=g``o>d3U4hMybGnfAV$4_5o<`6uV@20wyN0@NmJC0 zN99U}GY>)e{SM?FGWf${x#@5q3EL{GBvD2p^82Fdit=FZ48U=w;!kSrA?(cn8*0Ri zMTBAxY=wz>N@kJr(Z_6E9TK^0jZF^O!ZGWk5pgo==gzRzE?k({8+=`b0RvVXqq`8| z)DcJx5Pt_QQW_<9MqV6=lDw?^_sDkwq31M~)?ru;M$W)>g}5P!h>?&{^kcW!rcv`i zage9cu2J`^K6J5a!Yuu)G06H}kcRr6pKyJmVPvZ<;y86wlz{M_AN^f9PxK|t?rui2$&LR7oOzw8KF@Iw1VIoMN*uC}NH8KLygW4~tB>+>QV`hRMJEs|x^FrS z8z1wZQsK`ZCMW_a5HO5%;2J(f*?oul@M^^cr^XEM%#&er!*^nn3{=!vVV}2~MORpW8DQ{8&=B~~kmivF*i0 zQdU=egD(kZNTy6y@Dykd-d!}m0a=81R=31Q?h4wql9^A=FR?o5y?WA0Q=#_*g)DHN zY0@8kWSwFKfM0gAl~XX@Q$Q|#=_mx9oZf~ zIHvfOYfQPw2Un|!eJJ(sn-bAg@p@NZ&aT3o?ecriKf)|zzRVa?kD%LcL_UMhuAMbK zK1d&A59XRLNIJ-TnUAa%b=X$CQaXnLm|KGKB0NL0#sMg`nK?&+vX7edms!})@z6QQ zqhyDJh{6?@6oYNr`W4DT7*y5yQg1>)i^Yl1cbI)~n*NJ*bHa5ltRx_JH>7Ok#46Vp z{Il~0igq?Zi+|F)$6dM9HFc$RW!!(tNS=HhkX3q$Q2HxfbxFwd)9b3A~LAKH4x6h`=GhB9Nip@(}Z}R zfsK+)e&$jCX_#m776?=}&!yH3zP2&1IMTyL2Hcw{7te*Th;;?yh zy@856*@DV!cytg;2>W`dkSu2rK5_`MJ`kVfF#7K-*Xod4fwl32(J&&Y=>Rp8&?LP7=&cw@jseuqRq+r-l*o4*cY&4sdtIrtsq4(DJ%m3uhJUS{a z|E<)+|2vtq){G(sO(RgFf_qWi)9%u=o0dzkk!4!iP3Vb1q5BnP4ZWn1gaeBHY2br> zW3|7oj!u^_G?szmBZiLbGN#8K_WR)Na(WTySq>w}V4E$r4xI>$2m$I?fcP zfj+l3!jN`NvK$Jo0ZCly`US+EryI>-h|(F1?j0nV)f;nW`_2r>8BegZ4M9>JX>d5N zUgzL?l<-_c;ZB5#*z!@b`^3GaIEN%$h~b7>=Pxs)87FCi{oqh3P4xY}kGWG_w$7aL`74n@^ z`{Lq}0t5c*^nM>aoTdcn=z%JKU>&3Z?ppmt3BZJ<6UgeJsA3rOQkN(RxoEgVgZ(?j zd}B!4LkTv5d3?X#IELxiNZ=th_7R|ewr~R>C=;3xEeGwajuHfl2*^j$I&I~;QE>9u z+F?7+UtAj0#NH~jp@H#Gps1^Euh;of4qwWKDD7nswV;#QdWs(=aLEAwtp!fNTbYz1nt35|&>=Z@>NhB3@5nC&jRg*vY zKC7gB;^_N!scAU{NkQjeYo0uSL~$Y1BBrbAkcX_=YyAifWgc@fE+gDCAci*}RNGOjtfG&Hk_{%%OuV&iEtYAB9BU30PZ-Qw!(o}v%-LyiPMsXg?`OOC&ETIlnDwW>GPxS8$j1LiL}#;WJe)Q z1_v7gM=}gdqyO7+q?D>gh>hMa8@X#bbOSb&s_0_?;j0JDOCOwrLFDzr@Fiv#onSA( zIaLjqo$f&|8h&%Ag(#3q;Ka+oBb)CAab}o2amPLk=aP_z1}h3AeN!F`=azFm!^L)* zMr0!cN78-|7O#+#Md2e;Jws-E#D%&oJ%+NBc#l=4g+R zq5_c^=i=W5x+7FIAF_(~{!m4lzI42_7$Ulyl?+E{6iHT0ETYeOe07par5ckkTy!V~ zrjH4wYj%Vs9QG^p{U;N@lalVuU>fiZBBFa-ADPFiKG5eT$Cd$ozX^xUP76uenY@}z z8?ilL;2qH3(d!)TT+j~*D68W58WbK#92svwtW{&Ygalb$4FR~_dazDT)hq(rPnEI6 z8FRv$W`s6O4y?isu$Qa}C13JoS`$vOAenN)A7@%1sW$`LFNLw4OJzRtWjdD27^%Yz zsFUqgGTJx8;ZMDNA{~#ac@P%h9D7C3)TfdxkC0Cr8A0%K`MDDoSQ#ZoMcxUCxRVta zAt#bDNQj7xj*v?mHSRYi$fu8xV_=XF6+BolNZ>_9I>gq6hU_Eb(4zCxmMAH<2 z2P@^AyQ78_`AwCQO>)89IignRpF`P-AjBGom>(YJqWAAxfe-9Tw6l%({(+)h*?dg6 zkEENqwhO*kOr(?%Eq6Icq}0KI*wl|uzKNYzeV+3~Vw|6jv+NadFxP&Bxww#KK}{gm z>XDyrp`;jPaVEs_-d46V zNbKG(n}qOK82H}sV&+#0#)@oqf%=#@Qwrm=qS~Uv!Oc>Ze*-r7;qMUb@wU{f7Dq~Q zhxH88lUS@~+Ar)pwr)_+IDGwn?UT84)aD2hP+=g8eROkjBf=vL>jl&!Ewr;Au>9w^ zee-qEBh>3iDJ?(CA=GOO`8ARKjv{2lR3?dH?XNA7ijz$v%K6*%U&tNu>jC@S=s%D{ zinYI%Og2t7n<(e*XPoR8c-%C_v@+>*(|)`S0;#)OwLx~pMD{qM|4LBes3Xd~)*zQ^ z8kg!Sw<^8wUzqa5KQZGwEl!$_W6FeM%A>Y$_v$-~Y2|LXX=T{#3aNkXohNN$No15@ z)5sd|bUagl+m3jvaR^P#mHx|C=iK6Qa;#zL`BBEKVP z<9+mm4f?1F6{a0W@!|DKHYuc-0BLMv^dBkc z@6kUZ(m%@4KlZP7#Kc0!_7C76m*IajrhlnQ!fsBYicWtOC44Tfe*%9uT79~|4nD0Q zKR!J^t)c$k_OH(Lx8vU}t%$9S)Bi%70O$a8_{{&+ss4ig?*AcU`5!WTS|xWoV|-dU zeN*Fq5zFa282=rI{=etZN*f!Q>kHVr;cNa4(c#n6F|+(_*x2y3|AiO)%lh{ONBn<8 zvVSXLq7JsscK>T8|7Q4C^uMVn{^fPhw{f)lht1IazhQBFCkN+$&EubZ1^=Rij9ttP zjTJ-%{(<}_Q3Yd1TW1GDV@LddE}Fvs%8T`{|NjVeZ2vQ@|DRCz56!<7J$ih4RyH=a z|4X_%^z!sV7H+o7D!)2CmExFZ6eqo&kRqK<6E7YmCa4j|jE6=disu6orz7Tb15pBk z5aS~u#|NR8S4ZaGy~_WqN5LbcIFD{V-q)Rtm7jO%Y{p#ZENkOYZ*+~cgo<~UXG759 z^}G*1Z!a^>YdfDUlqr^!%Vas0BY}YDfiJ{>*8@78eV)nSxWBLh!{ZV9s-Tu1*2-}! z-hlG5no7J9soWyb9yDn*}|o@o~QY*SzZ%g^Wf6%fqmi0 z3VcdgQ^NNpW<1`fRb7^FRdgz|AMWYfzT@FR_q3gFgFgfmUFSX~G>>a8k6gfeN?v&5yNLC>yc)Ml(U<6?1zB^fp*5^$K&?OvSj8PW`5Mpe|2)B&L`ACwLlrmSOQ zS;94cgqvp|CIXGhbqrlD2)r37TrjWZP|`T7hK{8zmu{O#tGS;|CZk@9A^d5UdUsfA=K>nXH|&84$2j*CB-v& z-;9Q#wy(a|9}pKGG~y%AI|96Cyfsw8MRxOftGBQysv^P{Xch_UdXvR+o#tg`SaA55 z9X4*-AEafyV_~Ve+RQ){9<7)+Du0r75%oC4Aw`dB>oaR~F=0;m^~}kNQtiDDV{5!u zh}^~hhS}pf&HH6PZ8k5RQuHBW zBv5w3-L#hr0!$w>#Dyd1QvByEagyT29VCXJ6?ik`2Bs7RAQ*T7rUvTTAHa7b@B`%! zRP0Z_gZ=%@Gi*icmJM3C(L(vF#9JkdTEV9=bR+iO4GTJaBL%7QvVJC`HQTu~rS(|r zo+#p2m4VUBF$BK^`wp@^ZhhfCJ)o4>-+SxseFTi<6E$3hG;2nn?UGb*ep)&f8kI3$84?R+5;Yncxx9DY$s^3nL2vF0e+3ZBv> z`q1E%l&l|=dUW^CSpWI_MThRjfl!vNMv()-J3&IiS2Wige>COBUCn6qSS7`kaGggL z3jr>m07Qw|{HuYq1W404NNW5buFs#a*f5Z5Pi(#p1tVoF!O(b<_dNairu_8C+g|Xq z=>AjPol*6@9M_dn_+NqO-a=XY&oihwN+uE8mr0?^PrMq ztWctadF`N5oy+?;yQ6uSO%i(u>uiHWouZzgcQtX9jsH;Ww;6pj_PW-D|dj2vd=-@A9x`_K}Mb`ug(1&YXoh zO0FZzTdY*kxelpWIb#6YgMwI@+u*-t!D1dtnuX)^B;^^mX{&3cYq)LTJLfa;mHx^2 z4(fSuei40XB{jtR#&uJUqeighWR0>3x3s(pXdJQ4k&aN~2e)#2>BJGaxUqcqbn#k% zeZRD8`Q+!kY7z{=DPA*Ov-iWXa{1%Zfa7byYdeg2_VZnybBT`gvdg8Cpm-hX;$`^O zgfTsrKm%P`EkDm^1pNn$E1KbtZajA&RquEMMU{Zcch1Y!{w?d_#U~NY=2aBVqYHW$ zE(2cE;hHtx+I_s?3@J`LkpMcxKzV$r6V5~QRSZ85PF36M7P!@r%gkZe5t{WnK2gk7 z1?iy?51ue{lbTV^0?kX|lx263G9>mWMh=Z=+nMZ!y=xhB5@q3Z zlPhP;QInWoOnnwn!^AWs%zFX405>aP46+T$k@P5UR zP{{r!nihuRIr77njWEp!IpMk~JWf3poHoU^$pBk&%N+#fh#A~}hVM;)KlPOc$})-z zFPtufLaa%ldEJrT7VVz)J_v+!dDrWJYxnZz;aUc3;<0-j^LojL>wf4J<#8JatI^^I z3Xk8Xy4@wl3*~vaOzD>7**IK3TEFyMeJ+kE8Jw@t3kHB8 zkUMfI7tZx9cM2>ik{aDx1rL^>>e>34d!KW6U&ZWEP#VCwYd8U41v8`ZLn6oJ5V683 z`EegGMCJ76QcuI60&&^ruCj}t^j<< z(V*j5D3cf%3m$&E!Pa(gL=lZ9(9A=cI)Ju3sk#hDn(%V>CgXf`$y$t;_NQ-pT8)K- zqUCfdcoxSK|?FGUXQ(_!`3I)aRI5%k$H>R(g{r4&{`?vBVjv;ayDmi z-9?$t8I()?mu9%$Jh2-a7VKKDo@{-`h3AEqa(Jvd8}fGC2~U>_zD zo2H|KTm@!i@Cn7IL4{6IL74-EnXt-gxki{?RB~BI1B-{{1JP_DH74W=>_uMgI@A@w zt@U>zDxcHOYjfS*Kvc2?cK%}!Qx3GnErLENgmPi{S2K%Sx!LU5E9;4!S*NNaX6!xlUylvi0!Y)EoF+ZTfP%Z^_wy1ft%d^;G%K4`=Zfo> zdyE9llERY27TKya?M(By%Idk`!>_5{j4XD>_p{5bw|pZ}_kfc6Jn~Je!l0-MCM<6( zWgng|>&dTcc@jc7Y0)U-AR-T$26)4LVC)jKVPSNH-9~VJd$oagp%c`1VJnoMVRkZ9 z@EGkB03td;5Xj>wE$VdPEV=T1syyqW^D!&d*|f9tWtTyBI(O;yXk6~G^=$8_420^3 zIZJ|Vqxlu=GhP|dv{K|trNipIZi9`(3&%acX-8?)SfgVjJVI$xvzmR?4B-yI2ra7> zT1R|$Az&j1RQ>QXAwJ57c)Xr4CxN{Sn>u97;e-Z{a(KxBoi=3mF3utIqFOcqAYvHb zU7D@l;bh$a3TtIwrBUP#`ig{GOx1ZA9JxM04W_NLT+?{%$kwp#;`+>!GYs4nU7z&C z^;iy(k~^iPwA$4Hcu#t%2W3s9&4^1;_l)SV(O2h^(e$-YRdgh4rZA>31a#6+$sHk! zx3@6WjZWA8C)Sc{j0gphYash)MT|Xbvli`i(L&oDQHHUO)0c0h)xH*KZq!Zji7)>n5AGu zZA&rc8?0bB7|!T#K1Utwlwt(N+#+NrAhw{)*%Jqx0j$jypVOVG(P%i#98RLE_zthK zm7d4Cy5iL*rD-mf)}&a?WjN(1B~f3^#`*?z@k3$NcYLU>CY2=44p#og=I1M_hQ3!@ zJwl_J9|vn&!)WbysNYfzyex{o*OF%mM!7sqCTM;_9rHRCWDxQ`i-zb-I|;wgnJyS3 zu|f$d@IFfBr;7~}X-cRTwD%uQdt-}GCOA@ph8uD-raW0f6`ZtwUuq_etgE|N5@iq=>mhM_Q~ylP(C zOzcUBn#x!~wjQq^S8pP3u)+cQdQ3kj1VdeKvEqJiS4VG8@B_e%v5hcuVJC&zz>@H_ zqOj)RHYzLPFv6=6W@~}G{e^6T>JGqs@Q9Au?bQbQUHZyo? zcQB0DN!iPY2rXVK?hgxrNg_uqmhwZ~PRCynv(E>@MPdfPUjkAN0*W|-XouLzP1p;D z2tvY!&));mg}5Lo2k?{jM;9rQUn9mz;z@Fop^W7y%9^W~a~E%UmPlt6izQwZKQA&Z zj3M#qa1wY^Ak0J-ysaRyQ70PQAih+3R$!=65I83BP8-VRH@s%}PV9Qb^!#=_lB_o5 z31(TLimOPqSy&2p708V}`L+U4TQ_<-;+c-Xd^I`N-HZs&oBFt*p7aku1m;RtyyZMg{Z zCB@}63YcVZBS%v?wwW3{p97o2lP2pVSc=uh=dj9aNaZpN_BK(o(XrjKAw4oGW0pyh z@@r)?=~0{KGJlc7ETs4xWv>z=J6FO%a5}npf*Fm?%uHCIiOqD$a_^JXa4#lC&Vlq4 zx56vxM!HlYKXMqnsnrdWEJ7q7fgUc(uYr{Jo^|`CO^NOfpFP|ERDLQKR+fHdI*$7E zzMiT}pew3l)w4`>x*vM0>zYyQ=qAB)q4sUvoV1;=*jUkMZX7j@B)9Iuk=1U}vntuVxM^X`;;bT^ltS5QqHR;1)M*d)=CGotZ672c>oFO#z}JM zDz5^`CKSWLz-4vRf0bjGa`1-I4KIA5xD|9LuCE4Qm}f5LDRmR6D2a-(hoz%IByEYw$qJkXRu=Z}<%M-ksCC2a%_gsP>9SO+igeXirnbD&+`0)D+e81YK2%t#*Q%yT94S|Yw)ky@Hj}(X3&9*{ zZ~Iz0U{u7~*D94RU*4wP0qiq(#flaA9J40tT9`GNb+!zEeDi6?vCZAqsXB(NpN7~qhi;|~1SpEuO7fzYeW;8=N3p9F z6E4zt%0*_+?nwB@1I47IO43x9Zy044c2l|K8zM7ANzkI;qI}hOr{t3befuqMl(Rjsq3&GLvE07VhTr?Gj~C=UwSDvz7x*U-Jd~hf zG#N$V46fxNY_#*HH*3=T+-=PZ&zY%F-thtkHF1opWClqmkD=!;on#2t!tIpkl%oE6 zBQwO@q~DCj>X2KAU{kHe_NmLmXLYD*hsR4~F2s9+VPr^k0EEb}*i=$WmO6Y;Blh8B zU`Fg6yIdElkjQ!jDv`w%>kC#`ELjX^5knzQtA{|TRh%^`C&)PvWkvlk9oP*s+19Zw za0qtp1c_Cx#H-2U)M38890 z=!#u#SkKa*Q;JwDo!?>w=f#JLHtBUu4F^lxdw0U?J1jMl>qg zC_Y=1GUZ$B&&7S1^0~L3?MlmFuy-nsv{GuIJJnQV1QyG2@4>KP**56zmm-`9GqFnc z*aIE85WY?9MWnQ)RC0viEV}Vn=OPdsP8#8guFZ!YF6jzF`DlXDRm|Y%#qAh)pOJlj zoEEFGp#@m<^b%pCl{|e}xi9-A9c~q0IlFFfaN_1{)xHIRU9}pXU);5!EG^t6Gt5V6 zq9z^DqNlS~^*kq&M4-ARUBHe8W(BRJZU!WmQUt3g^M*d<37#1DMG&?oqvWGe6ur0kR)Y-mEGe7``Z9}=R2 z#OkZ$dPn?qM7%}6)^CgLjmqlNpuZO>vc8-zhrLMI0Bhhz4*N7RJ;LTsj7Ub{Wn^U} zLY&u;M4zWC{o^ePK_d-O{!ysLvSrB4z+|9t*eY~4ivD^iau}XKq-czrR3y{}EsU>i z;fZFMD@xL(wa-l|^Cq3_sbWSv9Db`jyp`6=d-!b#HFE&Q^=mIWd>0sOh^3!f_JRO! zv(wi3@nrZzWIKHL$aaz)PWn4 zP=_yMrEcAaX9UURt@!Ry!z9&1!~=_02rtl`pBDKYXpK>IHhY+u{YN^xA_NT@=g)bW z!%_%=B0LS4n#=>%U}MgVv-1Z1Z__T05(;a1Oq)sFa4k-&t`KKoRjYTi-GjGUd5Ued6APqI^BC$Cesi|H-nfAc)JW2 zfl%rCtRP>=yWAa%cU)4duNy-ApmbT_=NjJFn0}kHhK0-Cf^YlP$u|AAqa&`KMic{l zT(l;dP&@Zb!jB6DCzad{5)mWvps<;$S9Zy4t#PgS+8jn6iRIq)g=zcvev3EVy(~$YKl=He9>m$bR0bdY}j6bNOqak(Iw3)GG4j! zKp-+Bj@^7D9Y>#|0kF*4aR_f2a)-C9h%Dk>h~q4~NEB;_E2q7|DP|e1eC4oNLNSjL zDS_L8!y1DokzdcQoxue2CtZHxMnk)f}ya_6W&7XYNE|XB73xL6fSL?_VdGBI%w$9 zZ+eA}#cDi}sGjDpVx58w?Dy|0p>o=8WuAYs7JHw}amY_6g%=Eg6 zl}N|!0bi+Z;cLIc4BUiXxFnR;fWb;a7c1VKZL=fsd5V9 zvA!7Rp}K^P2UAZ|=OBOt+0!eLgf|VNO4s_CP*5{z*WvS>xm6egKM3yK_%%{iw~gm6 z9*S7nL~&-kS@HcAjz8b1LyI1i!2c0Z_$Jjtww%R2&*1^A%3%>xQEzNyT&%gM_OU!0 zI8a7m4x3&fF;LQf3y7BMvfxWu7~-U>obSi{X%Z1J2-u^ETaSLi-|%mj!z1iM$RKnP zi9G}V9SR|;}qw_H2Vw{ls!3*284eE%!U;CJl#I*AYnG|+8Ge%>*g z1(bS`1Vn>o2NR9G2u0!s{w+y7howud;91I(hI{SGZ*XFkInNh`VAHr!SF(i5* zxQy)q0veVFRtZCOpbP>BzEuYFUj6 zF@fH3`*Cb@voYBH(TdRsV5}EE3V`3rtSeqMXYKtC+`jFAazWVn#nHvtQvRGHAtFQm=OxkS;)2c+%|4x)4ddc4ZHPrMp6iBxVMxkx5iNhgWpsun%V6Lvh>dNr-yr6ks*rVn@PY8{z4Z3=D-@tB4K3iHORf}mc z)QZSsbxjl3W{8Kr?c$dWX|XOPHP&J-Rhf8)L&yhcwU zNSPQa1LU$1a+;iwdL{*sCNZG&%JztZ>`m7PG$Ll9@HFVu8d#Rcg3FMD5(0U_qWv7s zhgJ#=h3z#x0qXl*zhuf^W1Il08CXf(tWR>p;V9_{F?-y%?eLuz;mA7`;CjC!go`~E z!0k?#3U+?4CyYBW8Gzyb+w=hD2xpAQ-9o_OPjbnDz9DX?dndGSTu<^X{VVgUU>dx- zEj3Fuvkfzk0hi5!Fs8CI7XhPQr?$J=D{Bxkg^zKwz+NIX=s9v~CAGYbs!w%iVQ2M+ z@+)sRkK#}MFvXjU8pVqqN~5Z~(7Qwjt=)Fy5tZ;HlOSR`&ow7fId<3oo?m*aR9YZ$(8YQ0M&vdrqYw!(FE;Q+Cc&(N9)P_ zBg%=qlKZC$vXP2T`)72hurCW8db}?TykT|3m zB(ko;P9zW>)lD=I8M2#W50}Z92D5ABB?lpf~Ndk)Wjx9MBD#WVqmZ>kP@Ucj@N;HKYwTUJ8vdX{pxGG~pO!x6ArchK-TX>>5 z$pzyt;>Qmj8Ctf$J0Kq9N#@Euh-2g57KuaK5RD>j(8MN$tmN-;*Grd{5}yvQ1fh$o zf$xXeBGg+EIS7OQ~5QxbSPOo)xF zp8`&TjCQO5u!P^;J>2uK?|6xH6ZlZ*B!-M43~C=>7#b!)z=O||sw^NU)(*Vf!wr8z z4Z6n?Dwi5`L7*Z;7goEgcGDQ(Pd1t1kK-ik8HN7N5$%7A;ai})iCcF zQT{6>ufT&(3-eQ{)WI(TF3|je>L5Oy5E`P^(NnPDty0%&v^Zt?90%^pz`j@*Px0w> zvU%RjecqXENwjn{Q&KRgV7u1f$D~&(DylWpDo82*c)bXCQu91k)EU`8J*P;DZ|FW< z!DJmeI9*K{8O9j=sr<5`*9mCRt7r3&en>W(1NE+j5mS}YooGg%E9ejnK|3ww^u>!w zxvh=H^lAm6kBF`$&48dGY#22V&|n9*qYh-1{%t0O|7-A!!6}F%f41Nlo7-APy2ouT6;Z>yn9@vOIaN~P z=BAd<=?xs7O$OOGo4wH(iA<0^7!mjgn!XXV-!vHN z*IoHf7mREsY{ppWUo#jCFh2bT{iwhJT_W^CT`mU5wpncS451)G3IcW@dBG|@Yo2fS ze=slMEt_2iR0?sN)Ef(^C&N8t{q-TDYXds7=6;5Kz~7yt5x*$;!!`BS8LpkC$lOUb z6anUFPQ_1|PX$jI#W#eJ)FNuL+|1c(!w@v6tKz^(k||KcQxQE0p#5n|MeT^-&ZX~PikoJUoG~dMfw%1eOnp8$BB7f`;(b^}V zS$>#Z$C-biy%ztHAQnsbks9DP&B$K&gOGh}>NB{sf!~8{iboJEkcC5AeUZu0ORvY} ziA?fQp=F@fc>!-11YfO&ktGxF#??5F0?+*Tm`HuY4i&v2 zm)FZ@$}1;O?7J3(fHvCQwo?bP2OQM{j=E5}XZrbdceyrIP)Ne(g6nfwrw+19%bC4; zBFfzU@RSx($vzhx;3LI}jzDm`mvq97R8!{D-ZtDDDyK6%LiJ6SWJiWrm0T0pTJmLw1GCQlCx7&&HVz)JCXX zg?$*2k5U9RVylce$|X#HUxDA$1T6`k5YBm}34`=Sa{Ne6-$-@x#Y^KJ7>*87Cn^Be zv5bSPyNWxo`Y%I_>VsEe3^t4hhF*=4$=}BY7X!Z> z@4-wux1lp8I44{Cp%;%t7@O1l7>84D&xusw(SM^b2yF`aqnyR75qM3=>BAL(IAY*{ z_u_rYROEr>xh=P_-f8=grXMD2P5$Vg`<9C!a4S`J)-ToHJg88gQBL0#UF!@kIft_E z!r(H|v)$6`4K1rfn1h6G2Ct4%_s$V$)#26(!fYm}hLi|O;a#UV9m@;$S|4kcTN%A- zePccn_C@dTez_KKiWD!2hz?uSWgAV3E>9ji8(Uc!D@#KCunZKS3aE9>F0Go_%{XC9 zss{GYpZUcE+n~p@d41&%c5C^9q**Lom$a7MR1y`_(6cGo!vuvoGY2!m0gTO}yipdC@BFfq8SUrr$P$Ur*M?4Xo= z-n__W)$3Z0)4V^kHX}99S&jo}-oXHHYfCz&X^7-wbYv~nE)LLEHG}5$s~|npsB_58 z%S)f)um~x!m!k?Fw9oE>155w?E+X~vga>*RC6~m`Mfy}f@&VD3MU27X$o1DbR=Q<* z!o^dvma8@0n0ysV9%Yn~oGJ=3Q+zYc5XYJg=LIfq>vd}+s#7Z=Cr;MAtqpAaYva|A zG7R)qRx<}sN9@JkOy``T`D|LqcAQ0KezXD&)_Vs|XVvsT{2T&KD_~usHJstJn(Ckl zI6)_jyX8=lPo+*^V4sjl-Whtj91lh)Y?f7eJ2nP~+>T%g^hMTrjp1S6I&O-So*EKz zSL&cSJJV0bbN^Ww$BY2Bep^kB9D$RTIel80`V0+HyEETXba{R`d%3i=%gX)rm zlOXR{>4NT98nI3wWw@%6@UFG-yJ7Jwq$+c~@(yhtApy}Qo0Ug?_$l)1r=@ueTRglg zJ-??)jIGGA9q7&k;y3B_SXL#t0GQQL4$AAR#!z=@O4N-@izp{j`pUnI07%XR4{QlS zSR+hn)+DeJ!Lw!d3r>MOmdQhkK+RgNbUTnR-iD5HRmBj_K5mf~uvEAjhCX08`PCNI zFaEfqu5?56k9Tei%@*w@%$CZ1i~jV={0nt-T2v=xWhQ`ii(ee&g4A>x(ZNS4ajsqm zc7A|UP+Cepz#{ajg7C4j$t0iS@m_8dQCUKD<6!d34G7?f}##h;@Rh~WhX z4>(8+kGF)fKg{GA<%;9hld*xMwG>#r*qW31XLPvZx`K(O^JSED{L;hqi89Lgqgw`W z+HE#c5!SoG<}lny7JB)iMsm`8`l<1=d{W7`R#WTgI1$)@=%VIajqQoIp@9N%c4}zp zqun}-PEyyT+S1h6EL2&eRJs5k)w#t!7@7IIlm@@^a7(gqYhVx2&B~u58wjMK9+#VmwK^exj4dPanX5Kfa*dx-w|8AT-XdPNUuD9(S9i#v>F;lq#boSCKFpRgBwYJYVZ!nFSL`1 zA5aJF%P=F%(KY*yO)y!XQo2)%J^L1{$-YsQ1e%ANIOfl?T*Dk9cyqJ}K%p26Zhi2% z?^c5=(xno-TubyWIz2)KPLD}ZJpzj_=8Z|`{0;UH^>cU;(Ahh>qO$V$?SY^e=BwB^ zgS(~$EN(c~1+UT%?0>Q!TGIONPp&C~MQ@Moxc7bYA5-SI0s#7rYV1Ytkd`67-d>4& zb#Kp5oUx@%k2#ny(S7^mUKJv6^uFkAWsA3<8)CfYc3eJD=Q}c|SEx3~xQl3~%VG7c z6b1veqzr(&xDmrSn7MRvWM@Mqx-+bO()k3F#SbSdjf>6Xuhx$jU6NL$WD;DsaYihY zd=V$SM=-jkDelnr#{+wx)U~sh+R`sbkf&|%#&@2bg?D{7WY{Pm%%D(=ls_&I-PP00 zU;R1OpR_&m9#hx#%{iNPs94ieZ0kNQHy3#gox8L-#TwuD(>@iq)45-(wsl|T1Ge6- z2M;5w2>H=&5g$bVr;#%cYT^n5xE3syN`nU;2(n610Ry|ap(vM94hJlV6sI6Dgk%L0 z-6V2&RiLF75ydKwD4rOtqO}ZU1eHrsv;xW@pcXVRSWplR0wSUBZ3yQ~>t=T6z3+YB zJHGFGn}7EA)Y0u`JLKtVMGE8i=Z{oh%u^T-h79P`irU1=gC9H9#=-M!6zcFD=epAh z?&a<)nAUwKKc&ZPNrM^FjNRIwW$S;Fq0BV0jf}<{y%K|Gcy87`8mI^TN^XAbC*r8$%367)snh*5iQx#jdb**>Vmv$ zZ+yJo)z+q8ZqF1*z?^_E=~577!R1fEx`u^9XopBEgW;pbW0c8HP)>(C|v9ml4ES0{JPY@tz4*@ zE0`NFS1(zftaLk-T3l{irms6NyXiS+nyKhm3sGY_r}TpJ!s-fx;@XhXWm^O0uaD2m za;~nnSM;HU1Jv}WS5AI@ZE=0sN8?Q`sj?#PqiX_BpIF@dTghxjPNqU0m6H@?=y@_Y z?V>y}v#wus*T|~Mx2f&a?O9oJMPgWNz?lUBKDH{A>U2i1e&_BO#ZzhD(uFs}8NXrYdxuwF0@ywwNJX#9prI?20vXH%T?U zA_#l@eqH{6a>c%+%fVI6l$9|OeQKZOo0tvTIvyW$ml8+D+DmC&o$c#<*nAf*((5J=t*1nxj`^EKC*#>FhL**1102N5{vUGfD4Z zoH#*Tq$rL$-*WbF_uXwp=lNdLX!|Zk&zox%M+#37hmCrzfiUxM(Y)ki2lg*1o4M&g z^`@q(UnoTdgxF-@zo8xvYxv=anE^46pkB5m%68R()^+Xwa163 zO8bZFf2Mq?*W*M`%Hw$V&kSC_>`?I6Kb=4Hd3na1y@#d+rdk@C50>{kJUDID$WB~& zk2*2-WI(kv4a(An9)tLb76j4YCy)g-rZ%L^=f=0 zpWsSyvB(dwDZ@H$+(cW-qNv7z(+=CMmsjHAn zXg#o+J5&c-k?dux-w`r0njN@G1kTFAMFPY&02eunB)C>U+6CaDQlSJuM>IBE$^ZSB zfJz#xGv1EHVj=Km(|~Wl4a?91mbJPgy=YpsdMq-}KolADVLR<;8XNc|Zxk?BLuIG| z%QP?oD1jDO;?U{C8n6{b=uiS%!AiA#z>%R0-eleYU`p&S!r}2k2z;}R4(-Hjhd7re zfxYlh=tVe=?=Z3@gM`;8ZVDTr&j5A>4lV*)1X;@C;)EE%Y%qom3t1|ZN;liv0`3e5 z1q64q5a&s3#Du_7vk%q~;!qh69E9}gW+OZrHu{7m&3<*|f_)+ukhwsvW(Y|eF^VSm zVfp|_W9Xy97s6sP=}aUH(a10k3kBH&FGMsXLm6xu7;dZ#MKQ2H#>yCMU^P~TaWFb? z)i^!QL>UuhfWM_NdKjBd8$Sk+F+ecK>A?({AcL7QR*%DCkDm+1;f$WMl;DC_0YRQy v<%h@ep|2qE<|`J1_>Ta49-=T1XP5(IR!O8>LP~lU^v9&@TUe~}ant`7YF3uV diff --git a/DRAMSys/gem5/gem5_se/almabench/config.dot.svg b/DRAMSys/gem5/gem5_se/almabench/config.dot.svg deleted file mode 100644 index d24fe15a..00000000 --- a/DRAMSys/gem5/gem5_se/almabench/config.dot.svg +++ /dev/null @@ -1,301 +0,0 @@ - - - - - - -G - -cluster_root - - -root -: Root - - - -cluster_system - - -system -: SimpleSeSystem - - - -cluster_system_membus - - -membus -: SystemXBar - - - -cluster_system_cpu_cluster - - -cpu_cluster -: CpuCluster - - - -cluster_system_cpu_cluster_toL2Bus - - -toL2Bus -: L2XBar - - - -cluster_system_cpu_cluster_l2 - - -l2 -: HPI_L2 - - - -cluster_system_cpu_cluster_cpus - - -cpus -: HPI - - - -cluster_system_cpu_cluster_cpus_dtb_walker_cache - - -dtb_walker_cache -: HPI_WalkCache - - - -cluster_system_cpu_cluster_cpus_icache - - -icache -: HPI_ICache - - - -cluster_system_cpu_cluster_cpus_dtb - - -dtb -: HPI_DTB - - - -cluster_system_cpu_cluster_cpus_dtb_walker - - -walker -: ArmTableWalker - - - -cluster_system_cpu_cluster_cpus_itb_walker_cache - - -itb_walker_cache -: HPI_WalkCache - - - -cluster_system_cpu_cluster_cpus_itb - - -itb -: HPI_ITB - - - -cluster_system_cpu_cluster_cpus_itb_walker - - -walker -: ArmTableWalker - - - -cluster_system_cpu_cluster_cpus_dcache - - -dcache -: HPI_DCache - - - -cluster_system_external_memory - - -external_memory -: ExternalSlave - - - - -system_system_port - -system_port - - -system_membus_slave - -slave - - -system_system_port->system_membus_slave - - - - -system_membus_master - -master - - -system_external_memory_port - -port - - -system_membus_master->system_external_memory_port - - - - -system_cpu_cluster_toL2Bus_master - -master - - -system_cpu_cluster_l2_cpu_side - -cpu_side - - -system_cpu_cluster_toL2Bus_master->system_cpu_cluster_l2_cpu_side - - - - -system_cpu_cluster_toL2Bus_slave - -slave - - -system_cpu_cluster_l2_mem_side - -mem_side - - -system_cpu_cluster_l2_mem_side->system_membus_slave - - - - -system_cpu_cluster_cpus_icache_port - -icache_port - - -system_cpu_cluster_cpus_icache_cpu_side - -cpu_side - - -system_cpu_cluster_cpus_icache_port->system_cpu_cluster_cpus_icache_cpu_side - - - - -system_cpu_cluster_cpus_dcache_port - -dcache_port - - -system_cpu_cluster_cpus_dcache_cpu_side - -cpu_side - - -system_cpu_cluster_cpus_dcache_port->system_cpu_cluster_cpus_dcache_cpu_side - - - - -system_cpu_cluster_cpus_dtb_walker_cache_mem_side - -mem_side - - -system_cpu_cluster_cpus_dtb_walker_cache_mem_side->system_cpu_cluster_toL2Bus_slave - - - - -system_cpu_cluster_cpus_dtb_walker_cache_cpu_side - -cpu_side - - -system_cpu_cluster_cpus_icache_mem_side - -mem_side - - -system_cpu_cluster_cpus_icache_mem_side->system_cpu_cluster_toL2Bus_slave - - - - -system_cpu_cluster_cpus_dtb_walker_port - -port - - -system_cpu_cluster_cpus_dtb_walker_port->system_cpu_cluster_cpus_dtb_walker_cache_cpu_side - - - - -system_cpu_cluster_cpus_itb_walker_cache_mem_side - -mem_side - - -system_cpu_cluster_cpus_itb_walker_cache_mem_side->system_cpu_cluster_toL2Bus_slave - - - - -system_cpu_cluster_cpus_itb_walker_cache_cpu_side - -cpu_side - - -system_cpu_cluster_cpus_itb_walker_port - -port - - -system_cpu_cluster_cpus_itb_walker_port->system_cpu_cluster_cpus_itb_walker_cache_cpu_side - - - - -system_cpu_cluster_cpus_dcache_mem_side - -mem_side - - -system_cpu_cluster_cpus_dcache_mem_side->system_cpu_cluster_toL2Bus_slave - - - - - diff --git a/DRAMSys/gem5/gem5_se/almabench/config.ini b/DRAMSys/gem5/gem5_se/almabench/config.ini deleted file mode 100644 index 6f51141d..00000000 --- a/DRAMSys/gem5/gem5_se/almabench/config.ini +++ /dev/null @@ -1,5019 +0,0 @@ -[root] -type=Root -children=system -eventq_index=0 -full_system=false -sim_quantum=0 -time_sync_enable=false -time_sync_period=100000000000 -time_sync_spin_threshold=100000000 - -[system] -type=System -children=clk_domain cpu_cluster dvfs_handler external_memory membus physmem voltage_domain -boot_osflags=a -cache_line_size=64 -clk_domain=system.clk_domain -default_p_state=UNDEFINED -eventq_index=0 -exit_on_work_items=false -init_param=0 -kernel= -kernel_addr_check=false -kernel_extras= -load_addr_mask=18446744073709551615 -load_offset=0 -mem_mode=timing -mem_ranges=0:2147483647:0:0:0:0 -memories=system.physmem -mmap_using_noreserve=false -multi_thread=false -num_work_ids=16 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model= -readfile= -symbolfile= -thermal_components= -thermal_model=Null -work_begin_ckpt_count=0 -work_begin_cpu_id_exit=-1 -work_begin_exit_count=0 -work_cpus_ckpt_count=0 -work_end_ckpt_count=0 -work_end_exit_count=0 -work_item_id=-1 -system_port=system.membus.slave[0] - -[system.clk_domain] -type=SrcClockDomain -clock=1000 -domain_id=-1 -eventq_index=0 -init_perf_level=0 -voltage_domain=system.voltage_domain - -[system.cpu_cluster] -type=SubSystem -children=clk_domain cpus l2 toL2Bus voltage_domain -eventq_index=0 -thermal_domain=Null - -[system.cpu_cluster.clk_domain] -type=SrcClockDomain -clock=250 -domain_id=-1 -eventq_index=0 -init_perf_level=0 -voltage_domain=system.cpu_cluster.voltage_domain - -[system.cpu_cluster.cpus] -type=MinorCPU -children=branchPred dcache dstage2_mmu dtb dtb_walker_cache executeFuncUnits icache interrupts isa istage2_mmu itb itb_walker_cache tracer workload -branchPred=system.cpu_cluster.cpus.branchPred -checker=Null -clk_domain=system.cpu_cluster.clk_domain -cpu_id=0 -decodeCycleInput=true -decodeInputBufferSize=3 -decodeInputWidth=2 -decodeToExecuteForwardDelay=1 -default_p_state=UNDEFINED -do_checkpoint_insts=true -do_quiesce=true -do_statistics_insts=true -dstage2_mmu=system.cpu_cluster.cpus.dstage2_mmu -dtb=system.cpu_cluster.cpus.dtb -enableIdling=true -eventq_index=0 -executeAllowEarlyMemoryIssue=true -executeBranchDelay=1 -executeCommitLimit=2 -executeCycleInput=true -executeFuncUnits=system.cpu_cluster.cpus.executeFuncUnits -executeInputBufferSize=7 -executeInputWidth=2 -executeIssueLimit=2 -executeLSQMaxStoreBufferStoresPerCycle=2 -executeLSQRequestsQueueSize=1 -executeLSQStoreBufferSize=5 -executeLSQTransfersQueueSize=2 -executeMaxAccessesInMemory=2 -executeMemoryCommitLimit=1 -executeMemoryIssueLimit=1 -executeMemoryWidth=0 -executeSetTraceTimeOnCommit=true -executeSetTraceTimeOnIssue=false -fetch1FetchLimit=1 -fetch1LineSnapWidth=0 -fetch1LineWidth=0 -fetch1ToFetch2BackwardDelay=1 -fetch1ToFetch2ForwardDelay=1 -fetch2CycleInput=true -fetch2InputBufferSize=2 -fetch2ToDecodeForwardDelay=1 -function_trace=false -function_trace_start=0 -interrupts=system.cpu_cluster.cpus.interrupts -isa=system.cpu_cluster.cpus.isa -istage2_mmu=system.cpu_cluster.cpus.istage2_mmu -itb=system.cpu_cluster.cpus.itb -max_insts_all_threads=0 -max_insts_any_thread=0 -max_loads_all_threads=0 -max_loads_any_thread=0 -numThreads=1 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_gating_on_idle=false -power_model= -profile=0 -progress_interval=0 -pwr_gating_latency=300 -simpoint_start_insts= -socket_id=0 -switched_out=false -syscallRetryLatency=10000 -system=system -threadPolicy=RoundRobin -tracer=system.cpu_cluster.cpus.tracer -wait_for_remote_gdb=false -workload=system.cpu_cluster.cpus.workload -dcache_port=system.cpu_cluster.cpus.dcache.cpu_side -icache_port=system.cpu_cluster.cpus.icache.cpu_side - -[system.cpu_cluster.cpus.branchPred] -type=TournamentBP -BTBEntries=128 -BTBTagSize=18 -RASSize=8 -choiceCtrBits=2 -choicePredictorSize=1024 -eventq_index=0 -globalCtrBits=2 -globalPredictorSize=1024 -indirectHashGHR=true -indirectHashTargets=true -indirectPathLength=3 -indirectSets=256 -indirectTagSize=16 -indirectWays=2 -instShiftAmt=2 -localCtrBits=2 -localHistoryTableSize=64 -localPredictorSize=64 -numThreads=1 -useIndirect=true - -[system.cpu_cluster.cpus.dcache] -type=Cache -children=prefetcher replacement_policy tags -addr_ranges=0:18446744073709551615:0:0:0:0 -assoc=4 -clk_domain=system.cpu_cluster.clk_domain -clusivity=mostly_incl -data_latency=1 -default_p_state=UNDEFINED -demand_mshr_reserve=1 -eventq_index=0 -is_read_only=false -max_miss_count=0 -mshrs=4 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model= -prefetch_on_access=false -prefetcher=system.cpu_cluster.cpus.dcache.prefetcher -replacement_policy=system.cpu_cluster.cpus.dcache.replacement_policy -response_latency=1 -sequential_access=false -size=32768 -system=system -tag_latency=1 -tags=system.cpu_cluster.cpus.dcache.tags -tgts_per_mshr=8 -warmup_percentage=0 -write_buffers=4 -writeback_clean=false -cpu_side=system.cpu_cluster.cpus.dcache_port -mem_side=system.cpu_cluster.toL2Bus.slave[1] - -[system.cpu_cluster.cpus.dcache.prefetcher] -type=StridePrefetcher -cache_snoop=false -clk_domain=system.cpu_cluster.clk_domain -default_p_state=UNDEFINED -degree=4 -eventq_index=0 -latency=1 -max_conf=7 -min_conf=0 -on_data=true -on_inst=true -on_miss=false -on_read=true -on_write=true -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model= -queue_filter=true -queue_size=4 -queue_squash=true -start_conf=4 -sys=system -table_assoc=4 -table_sets=16 -tag_prefetch=true -thresh_conf=4 -use_master_id=true - -[system.cpu_cluster.cpus.dcache.replacement_policy] -type=LRURP -eventq_index=0 - -[system.cpu_cluster.cpus.dcache.tags] -type=BaseSetAssoc -assoc=4 -block_size=64 -clk_domain=system.cpu_cluster.clk_domain -data_latency=1 -default_p_state=UNDEFINED -eventq_index=0 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model= -replacement_policy=system.cpu_cluster.cpus.dcache.replacement_policy -sequential_access=false -size=32768 -tag_latency=1 -warmup_percentage=0 - -[system.cpu_cluster.cpus.dstage2_mmu] -type=ArmStage2MMU -children=stage2_tlb -eventq_index=0 -stage2_tlb=system.cpu_cluster.cpus.dstage2_mmu.stage2_tlb -sys=system -tlb=system.cpu_cluster.cpus.dtb - -[system.cpu_cluster.cpus.dstage2_mmu.stage2_tlb] -type=ArmTLB -children=walker -eventq_index=0 -is_stage2=true -size=32 -sys=system -walker=system.cpu_cluster.cpus.dstage2_mmu.stage2_tlb.walker - -[system.cpu_cluster.cpus.dstage2_mmu.stage2_tlb.walker] -type=ArmTableWalker -clk_domain=system.cpu_cluster.clk_domain -default_p_state=UNDEFINED -eventq_index=0 -is_stage2=true -num_squash_per_cycle=2 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model= -sys=system - -[system.cpu_cluster.cpus.dtb] -type=ArmTLB -children=walker -eventq_index=0 -is_stage2=false -size=256 -sys=system -walker=system.cpu_cluster.cpus.dtb.walker - -[system.cpu_cluster.cpus.dtb.walker] -type=ArmTableWalker -clk_domain=system.cpu_cluster.clk_domain -default_p_state=UNDEFINED -eventq_index=0 -is_stage2=false -num_squash_per_cycle=2 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model= -sys=system -port=system.cpu_cluster.cpus.dtb_walker_cache.cpu_side - -[system.cpu_cluster.cpus.dtb_walker_cache] -type=Cache -children=replacement_policy tags -addr_ranges=0:18446744073709551615:0:0:0:0 -assoc=8 -clk_domain=system.cpu_cluster.clk_domain -clusivity=mostly_incl -data_latency=4 -default_p_state=UNDEFINED -demand_mshr_reserve=1 -eventq_index=0 -is_read_only=false -max_miss_count=0 -mshrs=6 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model= -prefetch_on_access=false -prefetcher=Null -replacement_policy=system.cpu_cluster.cpus.dtb_walker_cache.replacement_policy -response_latency=4 -sequential_access=false -size=1024 -system=system -tag_latency=4 -tags=system.cpu_cluster.cpus.dtb_walker_cache.tags -tgts_per_mshr=8 -warmup_percentage=0 -write_buffers=16 -writeback_clean=false -cpu_side=system.cpu_cluster.cpus.dtb.walker.port -mem_side=system.cpu_cluster.toL2Bus.slave[3] - -[system.cpu_cluster.cpus.dtb_walker_cache.replacement_policy] -type=LRURP -eventq_index=0 - -[system.cpu_cluster.cpus.dtb_walker_cache.tags] -type=BaseSetAssoc -assoc=8 -block_size=64 -clk_domain=system.cpu_cluster.clk_domain -data_latency=4 -default_p_state=UNDEFINED -eventq_index=0 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model= -replacement_policy=system.cpu_cluster.cpus.dtb_walker_cache.replacement_policy -sequential_access=false -size=1024 -tag_latency=4 -warmup_percentage=0 - -[system.cpu_cluster.cpus.executeFuncUnits] -type=MinorFUPool -children=funcUnits0 funcUnits1 funcUnits2 funcUnits3 funcUnits4 funcUnits5 funcUnits6 -eventq_index=0 -funcUnits=system.cpu_cluster.cpus.executeFuncUnits.funcUnits0 system.cpu_cluster.cpus.executeFuncUnits.funcUnits1 system.cpu_cluster.cpus.executeFuncUnits.funcUnits2 system.cpu_cluster.cpus.executeFuncUnits.funcUnits3 system.cpu_cluster.cpus.executeFuncUnits.funcUnits4 system.cpu_cluster.cpus.executeFuncUnits.funcUnits5 system.cpu_cluster.cpus.executeFuncUnits.funcUnits6 - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits0] -type=MinorFU -children=opClasses timings00 timings01 timings02 timings03 timings04 timings05 timings06 timings07 timings08 timings09 timings10 timings11 timings12 timings13 timings14 timings15 timings16 timings17 timings18 timings19 timings20 timings21 timings22 timings23 timings24 timings25 timings26 timings27 timings28 timings29 timings30 timings31 timings32 timings33 timings34 timings35 timings36 timings37 timings38 timings39 timings40 timings41 timings42 -cantForwardFromFUIndices= -eventq_index=0 -issueLat=1 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.opClasses -opLat=3 -timings=system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings00 system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings01 system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings02 system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings03 system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings04 system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings05 system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings06 system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings07 system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings08 system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings09 system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings10 system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings11 system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings12 system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings13 system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings14 system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings15 system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings16 system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings17 system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings18 system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings19 system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings20 system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings21 system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings22 system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings23 system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings24 system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings25 system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings26 system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings27 system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings28 system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings29 system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings30 system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings31 system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings32 system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings33 system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings34 system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings35 system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings36 system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings37 system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings38 system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings39 system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings40 system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings41 system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings42 - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.opClasses] -type=MinorOpClassSet -children=opClasses -eventq_index=0 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.opClasses.opClasses - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.opClasses.opClasses] -type=MinorOpClass -eventq_index=0 -opClass=IntAlu - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings00] -type=MinorFUTiming -children=opClasses -description=HPI_SSAT_USAT_no_shift_A1 -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=120521232368 -match=111149072 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings00.opClasses -srcRegsRelativeLats=0 0 0 2 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings00.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings01] -type=MinorFUTiming -children=opClasses -description=HPI_SSAT_USAT_shift_A1 -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=120521228336 -match=111149072 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings01.opClasses -srcRegsRelativeLats=0 0 0 1 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings01.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings02] -type=MinorFUTiming -children=opClasses -description=HPI_SSAT16_USAT16_A1 -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=120522277104 -match=111149104 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings02.opClasses -srcRegsRelativeLats=0 0 0 2 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings02.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings03] -type=MinorFUTiming -children=opClasses -description=HPI_QADD_QSUB_A1 -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=120524374256 -match=16777296 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings03.opClasses -srcRegsRelativeLats=0 0 0 1 1 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings03.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings04] -type=MinorFUTiming -children=opClasses -description=HPI_QADD_QSUB_T1 -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=124553064656 -match=107281969280 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings04.opClasses -srcRegsRelativeLats=0 0 0 1 1 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings04.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings05] -type=MinorFUTiming -children=opClasses -description=HPI_QADD_ETC_A1 -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=120522276880 -match=102760464 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings05.opClasses -srcRegsRelativeLats=0 0 0 1 1 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings05.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings06] -type=MinorFUTiming -children=opClasses -description=HPI_QASX_QSAX_UQASX_UQSAX_T1 -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=124548870320 -match=107284066320 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings06.opClasses -srcRegsRelativeLats=0 0 0 1 1 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings06.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings07] -type=MinorFUTiming -children=opClasses -description=HPI_QADD_ETC_T1 -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=124547821744 -match=107281969168 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings07.opClasses -srcRegsRelativeLats=0 0 0 1 1 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings07.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings08] -type=MinorFUTiming -children=opClasses -description=HPI_USUB_ETC_A1 -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=120520179824 -match=101711984 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings08.opClasses -srcRegsRelativeLats=0 0 0 2 2 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings08.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings09] -type=MinorFUTiming -children=opClasses -description=HPI_ADD_ETC_A1 -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=120520179824 -match=101711888 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings09.opClasses -srcRegsRelativeLats=0 0 0 2 2 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings09.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings10] -type=MinorFUTiming -children=opClasses -description=HPI_ADD_ETC_A1 -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=124552016016 -match=107281969152 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings10.opClasses -srcRegsRelativeLats=0 0 0 2 2 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings10.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings11] -type=MinorFUTiming -children=opClasses -description=HPI_QDADD_QSUB_A1 -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=120524374256 -match=20971600 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings11.opClasses -srcRegsRelativeLats=0 0 0 0 1 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings11.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings12] -type=MinorFUTiming -children=opClasses -description=HPI_QDADD_QDSUB_T1 -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=124553064656 -match=107281969296 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings12.opClasses -srcRegsRelativeLats=0 0 0 0 1 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings12.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings13] -type=MinorFUTiming -children=opClasses -description=HPI_SASX_SHASX_UASX_UHASX_A1 -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=120520179952 -match=101711920 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings13.opClasses -srcRegsRelativeLats=3 3 2 2 2 1 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings13.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings14] -type=MinorFUTiming -children=opClasses -description=HPI_SHSAX_SSAX_UHSAX_USAX_A1 -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=120520179952 -match=101711952 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings14.opClasses -srcRegsRelativeLats=3 3 2 2 2 1 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings14.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings15] -type=MinorFUTiming -children=opClasses -description=HPI_SXTB_SXTB16_SXTH_UXTB_UXTB16_UXTH_A1 -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=120520114416 -match=110035056 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings15.opClasses -srcRegsRelativeLats=0 0 0 2 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings15.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings16] -type=MinorFUTiming -children=opClasses -description=HPI_SXTAB_SXTAB16_SXTAH_UXTAB_UXTAB16_UXTAH_A1 -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=120519131376 -match=109052016 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings16.opClasses -srcRegsRelativeLats=0 0 0 1 2 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings16.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings17] -type=MinorFUTiming -children=opClasses -description=HPI_SXTAB_T1 -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=124553064576 -match=107277774976 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings17.opClasses -srcRegsRelativeLats=0 0 0 1 2 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings17.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings18] -type=MinorFUTiming -children=opClasses -description=HPI_SXTAB16_T1 -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=124553064576 -match=107275677824 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings18.opClasses -srcRegsRelativeLats=0 0 0 1 2 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings18.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings19] -type=MinorFUTiming -children=opClasses -description=HPI_SXTAH_T1 -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=124553064576 -match=107273580672 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings19.opClasses -srcRegsRelativeLats=0 0 0 1 2 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings19.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings20] -type=MinorFUTiming -children=opClasses -description=HPI_SXTB_T2 -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=124554047616 -match=107278758016 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings20.opClasses -srcRegsRelativeLats=0 0 0 1 2 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings20.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings21] -type=MinorFUTiming -children=opClasses -description=HPI_SXTB16_T1 -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=124554047616 -match=107276660864 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings21.opClasses -srcRegsRelativeLats=0 0 0 1 2 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings21.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings22] -type=MinorFUTiming -children=opClasses -description=HPI_SXTH_T2 -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=124554047616 -match=107274563712 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings22.opClasses -srcRegsRelativeLats=0 0 0 1 2 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings22.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings23] -type=MinorFUTiming -children=opClasses -description=HPI_PKH_A1 -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=120526471216 -match=109051920 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings23.opClasses -srcRegsRelativeLats=0 0 0 2 1 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings23.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings24] -type=MinorFUTiming -children=opClasses -description=HPI_PKH_T1 -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=124551954432 -match=107017666560 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings24.opClasses -srcRegsRelativeLats=0 0 0 2 1 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings24.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings25] -type=MinorFUTiming -children=opClasses -description=HPI_SBFX_UBFX_A1 -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=120521228400 -match=127926352 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings25.opClasses -srcRegsRelativeLats=0 0 0 1 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings25.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings26] -type=MinorFUTiming -children=opClasses -description=HPI_SEL_A1 -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=120526471408 -match=109052080 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings26.opClasses -srcRegsRelativeLats=0 0 0 0 2 2 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings26.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings27] -type=MinorFUTiming -children=opClasses -description=HPI_RBIT_A1 -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=120526471408 -match=116391984 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings27.opClasses -srcRegsRelativeLats=0 0 0 1 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings27.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings28] -type=MinorFUTiming -children=opClasses -description=HPI_REV_REV16_A1 -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=120526471280 -match=112197680 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings28.opClasses -srcRegsRelativeLats=0 0 0 1 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings28.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings29] -type=MinorFUTiming -children=opClasses -description=HPI_REVSH_A1 -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=120526471408 -match=116392112 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings29.opClasses -srcRegsRelativeLats=0 0 0 1 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings29.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings30] -type=MinorFUTiming -children=opClasses -description=HPI_USAD8_USADA8_A1 -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=120526471408 -match=125829136 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings30.opClasses -srcRegsRelativeLats=0 0 0 0 0 2 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings30.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings31] -type=MinorFUTiming -children=opClasses -description=HPI_BFI_A1 -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=120525422704 -match=130023440 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings31.opClasses -srcRegsRelativeLats=0 0 0 1 1 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings31.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings32] -type=MinorFUTiming -children=opClasses -description=HPI_BFI_T1 -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=124485926912 -match=107162370048 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings32.opClasses -srcRegsRelativeLats=0 0 0 1 1 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings32.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings33] -type=MinorFUTiming -children=opClasses -description=HPI_CMN_register_A1 -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=120526471184 -match=24117248 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings33.opClasses -srcRegsRelativeLats=3 3 3 2 2 3 3 3 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings33.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings34] -type=MinorFUTiming -children=opClasses -description=HPI_CMN_immediate_A1 -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=120526471168 -match=57671680 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings34.opClasses -srcRegsRelativeLats=3 3 3 2 2 3 3 3 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings34.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings35] -type=MinorFUTiming -children=opClasses -description=HPI_CMP_register_A1 -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=120526471184 -match=22020096 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings35.opClasses -srcRegsRelativeLats=3 3 3 2 2 3 3 3 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings35.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings36] -type=MinorFUTiming -children=opClasses -description=HPI_CMP_immediate_A1 -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=120526471168 -match=55574528 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings36.opClasses -srcRegsRelativeLats=3 3 3 2 2 3 3 3 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings36.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings37] -type=MinorFUTiming -children=opClasses -description=HPI_DataProcessingNoShift -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=120493969296 -match=0 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings37.opClasses -srcRegsRelativeLats=3 3 2 2 2 1 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings37.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings38] -type=MinorFUTiming -children=opClasses -description=HPI_DataProcessingMovShiftr -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=120525422608 -match=27262992 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings38.opClasses -srcRegsRelativeLats=3 3 2 2 2 1 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings38.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings39] -type=MinorFUTiming -children=opClasses -description=HPI_DataProcessingMayShift -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=120493965312 -match=0 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings39.opClasses -srcRegsRelativeLats=3 3 2 2 1 1 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings39.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings40] -type=MinorFUTiming -children=opClasses -description=HPI_Cxxx_A64 -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=121330731008 -match=17624465408 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings40.opClasses -srcRegsRelativeLats=3 3 3 2 2 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings40.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings41] -type=MinorFUTiming -children=opClasses -description=HPI_DefaultA64Int -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=17179869184 -match=17179869184 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings41.opClasses -srcRegsRelativeLats=2 2 2 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings41.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings42] -type=MinorFUTiming -children=opClasses -description=HPI_DefaultInt -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=17179869184 -match=0 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings42.opClasses -srcRegsRelativeLats=3 3 2 2 2 1 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings42.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits1] -type=MinorFU -children=opClasses timings00 timings01 timings02 timings03 timings04 timings05 timings06 timings07 timings08 timings09 timings10 timings11 timings12 timings13 timings14 timings15 timings16 timings17 timings18 timings19 timings20 timings21 timings22 timings23 timings24 timings25 timings26 timings27 timings28 timings29 timings30 timings31 timings32 timings33 timings34 timings35 timings36 timings37 timings38 timings39 timings40 timings41 timings42 timings43 timings44 -cantForwardFromFUIndices= -eventq_index=0 -issueLat=1 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.opClasses -opLat=3 -timings=system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings00 system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings01 system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings02 system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings03 system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings04 system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings05 system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings06 system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings07 system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings08 system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings09 system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings10 system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings11 system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings12 system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings13 system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings14 system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings15 system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings16 system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings17 system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings18 system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings19 system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings20 system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings21 system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings22 system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings23 system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings24 system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings25 system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings26 system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings27 system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings28 system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings29 system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings30 system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings31 system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings32 system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings33 system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings34 system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings35 system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings36 system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings37 system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings38 system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings39 system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings40 system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings41 system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings42 system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings43 system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings44 - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.opClasses] -type=MinorOpClassSet -children=opClasses -eventq_index=0 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.opClasses.opClasses - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.opClasses.opClasses] -type=MinorOpClass -eventq_index=0 -opClass=IntAlu - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings00] -type=MinorFUTiming -children=opClasses -description=HPI_SSAT_USAT_no_shift_A1 -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=120521232368 -match=111149072 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings00.opClasses -srcRegsRelativeLats=0 0 0 2 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings00.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings01] -type=MinorFUTiming -children=opClasses -description=HPI_SSAT_USAT_shift_A1 -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=120521228336 -match=111149072 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings01.opClasses -srcRegsRelativeLats=0 0 0 1 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings01.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings02] -type=MinorFUTiming -children=opClasses -description=HPI_SSAT16_USAT16_A1 -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=120522277104 -match=111149104 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings02.opClasses -srcRegsRelativeLats=0 0 0 2 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings02.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings03] -type=MinorFUTiming -children=opClasses -description=HPI_QADD_QSUB_A1 -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=120524374256 -match=16777296 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings03.opClasses -srcRegsRelativeLats=0 0 0 1 1 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings03.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings04] -type=MinorFUTiming -children=opClasses -description=HPI_QADD_QSUB_T1 -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=124553064656 -match=107281969280 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings04.opClasses -srcRegsRelativeLats=0 0 0 1 1 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings04.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings05] -type=MinorFUTiming -children=opClasses -description=HPI_QADD_ETC_A1 -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=120522276880 -match=102760464 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings05.opClasses -srcRegsRelativeLats=0 0 0 1 1 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings05.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings06] -type=MinorFUTiming -children=opClasses -description=HPI_QASX_QSAX_UQASX_UQSAX_T1 -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=124548870320 -match=107284066320 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings06.opClasses -srcRegsRelativeLats=0 0 0 1 1 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings06.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings07] -type=MinorFUTiming -children=opClasses -description=HPI_QADD_ETC_T1 -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=124547821744 -match=107281969168 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings07.opClasses -srcRegsRelativeLats=0 0 0 1 1 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings07.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings08] -type=MinorFUTiming -children=opClasses -description=HPI_USUB_ETC_A1 -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=120520179824 -match=101711984 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings08.opClasses -srcRegsRelativeLats=0 0 0 2 2 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings08.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings09] -type=MinorFUTiming -children=opClasses -description=HPI_ADD_ETC_A1 -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=120520179824 -match=101711888 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings09.opClasses -srcRegsRelativeLats=0 0 0 2 2 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings09.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings10] -type=MinorFUTiming -children=opClasses -description=HPI_ADD_ETC_A1 -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=124552016016 -match=107281969152 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings10.opClasses -srcRegsRelativeLats=0 0 0 2 2 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings10.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings11] -type=MinorFUTiming -children=opClasses -description=HPI_QDADD_QSUB_A1 -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=120524374256 -match=20971600 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings11.opClasses -srcRegsRelativeLats=0 0 0 0 1 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings11.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings12] -type=MinorFUTiming -children=opClasses -description=HPI_QDADD_QDSUB_T1 -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=124553064656 -match=107281969296 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings12.opClasses -srcRegsRelativeLats=0 0 0 0 1 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings12.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings13] -type=MinorFUTiming -children=opClasses -description=HPI_SASX_SHASX_UASX_UHASX_A1 -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=120520179952 -match=101711920 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings13.opClasses -srcRegsRelativeLats=3 3 2 2 2 1 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings13.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings14] -type=MinorFUTiming -children=opClasses -description=HPI_SHSAX_SSAX_UHSAX_USAX_A1 -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=120520179952 -match=101711952 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings14.opClasses -srcRegsRelativeLats=3 3 2 2 2 1 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings14.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings15] -type=MinorFUTiming -children=opClasses -description=HPI_SXTB_SXTB16_SXTH_UXTB_UXTB16_UXTH_A1 -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=120520114416 -match=110035056 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings15.opClasses -srcRegsRelativeLats=0 0 0 2 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings15.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings16] -type=MinorFUTiming -children=opClasses -description=HPI_SXTAB_SXTAB16_SXTAH_UXTAB_UXTAB16_UXTAH_A1 -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=120519131376 -match=109052016 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings16.opClasses -srcRegsRelativeLats=0 0 0 1 2 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings16.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings17] -type=MinorFUTiming -children=opClasses -description=HPI_SXTAB_T1 -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=124553064576 -match=107277774976 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings17.opClasses -srcRegsRelativeLats=0 0 0 1 2 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings17.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings18] -type=MinorFUTiming -children=opClasses -description=HPI_SXTAB16_T1 -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=124553064576 -match=107275677824 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings18.opClasses -srcRegsRelativeLats=0 0 0 1 2 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings18.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings19] -type=MinorFUTiming -children=opClasses -description=HPI_SXTAH_T1 -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=124553064576 -match=107273580672 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings19.opClasses -srcRegsRelativeLats=0 0 0 1 2 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings19.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings20] -type=MinorFUTiming -children=opClasses -description=HPI_SXTB_T2 -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=124554047616 -match=107278758016 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings20.opClasses -srcRegsRelativeLats=0 0 0 1 2 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings20.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings21] -type=MinorFUTiming -children=opClasses -description=HPI_SXTB16_T1 -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=124554047616 -match=107276660864 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings21.opClasses -srcRegsRelativeLats=0 0 0 1 2 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings21.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings22] -type=MinorFUTiming -children=opClasses -description=HPI_SXTH_T2 -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=124554047616 -match=107274563712 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings22.opClasses -srcRegsRelativeLats=0 0 0 1 2 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings22.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings23] -type=MinorFUTiming -children=opClasses -description=HPI_PKH_A1 -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=120526471216 -match=109051920 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings23.opClasses -srcRegsRelativeLats=0 0 0 2 1 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings23.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings24] -type=MinorFUTiming -children=opClasses -description=HPI_PKH_T1 -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=124551954432 -match=107017666560 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings24.opClasses -srcRegsRelativeLats=0 0 0 2 1 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings24.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings25] -type=MinorFUTiming -children=opClasses -description=HPI_SBFX_UBFX_A1 -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=120521228400 -match=127926352 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings25.opClasses -srcRegsRelativeLats=0 0 0 1 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings25.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings26] -type=MinorFUTiming -children=opClasses -description=HPI_SEL_A1_Suppress -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=120526471408 -match=109052080 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings26.opClasses -srcRegsRelativeLats= -suppress=true - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings26.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings27] -type=MinorFUTiming -children=opClasses -description=HPI_RBIT_A1 -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=120526471408 -match=116391984 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings27.opClasses -srcRegsRelativeLats=0 0 0 1 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings27.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings28] -type=MinorFUTiming -children=opClasses -description=HPI_REV_REV16_A1 -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=120526471280 -match=112197680 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings28.opClasses -srcRegsRelativeLats=0 0 0 1 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings28.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings29] -type=MinorFUTiming -children=opClasses -description=HPI_REVSH_A1 -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=120526471408 -match=116392112 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings29.opClasses -srcRegsRelativeLats=0 0 0 1 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings29.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings30] -type=MinorFUTiming -children=opClasses -description=HPI_USAD8_USADA8_A1_Suppress -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=120526471408 -match=125829136 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings30.opClasses -srcRegsRelativeLats= -suppress=true - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings30.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings31] -type=MinorFUTiming -children=opClasses -description=HPI_BFI_A1 -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=120525422704 -match=130023440 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings31.opClasses -srcRegsRelativeLats=0 0 0 1 1 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings31.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings32] -type=MinorFUTiming -children=opClasses -description=HPI_BFI_T1 -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=124485926912 -match=107162370048 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings32.opClasses -srcRegsRelativeLats=0 0 0 1 1 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings32.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings33] -type=MinorFUTiming -children=opClasses -description=HPI_CMN_register_A1 -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=120526471184 -match=24117248 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings33.opClasses -srcRegsRelativeLats=3 3 3 2 2 3 3 3 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings33.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings34] -type=MinorFUTiming -children=opClasses -description=HPI_CMN_immediate_A1 -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=120526471168 -match=57671680 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings34.opClasses -srcRegsRelativeLats=3 3 3 2 2 3 3 3 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings34.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings35] -type=MinorFUTiming -children=opClasses -description=HPI_CMP_register_A1 -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=120526471184 -match=22020096 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings35.opClasses -srcRegsRelativeLats=3 3 3 2 2 3 3 3 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings35.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings36] -type=MinorFUTiming -children=opClasses -description=HPI_CMP_immediate_A1 -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=120526471168 -match=55574528 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings36.opClasses -srcRegsRelativeLats=3 3 3 2 2 3 3 3 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings36.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings37] -type=MinorFUTiming -children=opClasses -description=HPI_DataProcessingNoShift -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=120493969296 -match=0 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings37.opClasses -srcRegsRelativeLats=3 3 2 2 2 1 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings37.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings38] -type=MinorFUTiming -children=opClasses -description=HPI_DataProcessingAllowShifti -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=120493965328 -match=0 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings38.opClasses -srcRegsRelativeLats=3 3 2 2 1 1 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings38.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings39] -type=MinorFUTiming -children=opClasses -description=HPI_CLZ_A1 -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=120526471408 -match=23068688 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings39.opClasses -srcRegsRelativeLats=3 3 2 2 2 1 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings39.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings40] -type=MinorFUTiming -children=opClasses -description=HPI_CLZ_T1 -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=124553064688 -match=107285115008 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings40.opClasses -srcRegsRelativeLats=3 3 2 2 2 1 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings40.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings41] -type=MinorFUTiming -children=opClasses -description=HPI_DataProcessingSuppressShift -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=120493965312 -match=0 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings41.opClasses -srcRegsRelativeLats= -suppress=true - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings41.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings42] -type=MinorFUTiming -children=opClasses -description=HPI_Cxxx_A64 -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=121330731008 -match=17624465408 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings42.opClasses -srcRegsRelativeLats=3 3 3 2 2 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings42.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings43] -type=MinorFUTiming -children=opClasses -description=HPI_DefaultA64Int -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=17179869184 -match=17179869184 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings43.opClasses -srcRegsRelativeLats=2 2 2 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings43.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings44] -type=MinorFUTiming -children=opClasses -description=HPI_DefaultInt -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=17179869184 -match=0 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings44.opClasses -srcRegsRelativeLats=3 3 2 2 2 1 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings44.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits2] -type=MinorFU -children=opClasses timings00 timings01 timings02 timings03 timings04 timings05 timings06 timings07 timings08 timings09 timings10 timings11 timings12 timings13 timings14 timings15 timings16 timings17 timings18 timings19 timings20 -cantForwardFromFUIndices=0 1 5 -eventq_index=0 -issueLat=1 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits2.opClasses -opLat=3 -timings=system.cpu_cluster.cpus.executeFuncUnits.funcUnits2.timings00 system.cpu_cluster.cpus.executeFuncUnits.funcUnits2.timings01 system.cpu_cluster.cpus.executeFuncUnits.funcUnits2.timings02 system.cpu_cluster.cpus.executeFuncUnits.funcUnits2.timings03 system.cpu_cluster.cpus.executeFuncUnits.funcUnits2.timings04 system.cpu_cluster.cpus.executeFuncUnits.funcUnits2.timings05 system.cpu_cluster.cpus.executeFuncUnits.funcUnits2.timings06 system.cpu_cluster.cpus.executeFuncUnits.funcUnits2.timings07 system.cpu_cluster.cpus.executeFuncUnits.funcUnits2.timings08 system.cpu_cluster.cpus.executeFuncUnits.funcUnits2.timings09 system.cpu_cluster.cpus.executeFuncUnits.funcUnits2.timings10 system.cpu_cluster.cpus.executeFuncUnits.funcUnits2.timings11 system.cpu_cluster.cpus.executeFuncUnits.funcUnits2.timings12 system.cpu_cluster.cpus.executeFuncUnits.funcUnits2.timings13 system.cpu_cluster.cpus.executeFuncUnits.funcUnits2.timings14 system.cpu_cluster.cpus.executeFuncUnits.funcUnits2.timings15 system.cpu_cluster.cpus.executeFuncUnits.funcUnits2.timings16 system.cpu_cluster.cpus.executeFuncUnits.funcUnits2.timings17 system.cpu_cluster.cpus.executeFuncUnits.funcUnits2.timings18 system.cpu_cluster.cpus.executeFuncUnits.funcUnits2.timings19 system.cpu_cluster.cpus.executeFuncUnits.funcUnits2.timings20 - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits2.opClasses] -type=MinorOpClassSet -children=opClasses -eventq_index=0 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits2.opClasses.opClasses - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits2.opClasses.opClasses] -type=MinorOpClass -eventq_index=0 -opClass=IntMult - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits2.timings00] -type=MinorFUTiming -children=opClasses -description=HPI_MLA_A1 -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=120525422832 -match=2097296 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits2.timings00.opClasses -srcRegsRelativeLats=0 0 0 0 0 2 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits2.timings00.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits2.timings01] -type=MinorFUTiming -children=opClasses -description=HPI_MLA_T1 -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=124553003248 -match=107290296320 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits2.timings01.opClasses -srcRegsRelativeLats=0 0 0 0 0 2 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits2.timings01.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits2.timings02] -type=MinorFUTiming -children=opClasses -description=HPI_MLS_A1 -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=120526471408 -match=6291600 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits2.timings02.opClasses -srcRegsRelativeLats=0 0 0 2 0 0 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits2.timings02.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits2.timings03] -type=MinorFUTiming -children=opClasses -description=HPI_MLS_T1 -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=124553003248 -match=107290296336 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits2.timings03.opClasses -srcRegsRelativeLats=0 0 0 2 0 0 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits2.timings03.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits2.timings04] -type=MinorFUTiming -children=opClasses -description=HPI_SMLABB_A1 -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=120526471312 -match=16777344 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits2.timings04.opClasses -srcRegsRelativeLats=0 0 0 0 0 2 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits2.timings04.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits2.timings05] -type=MinorFUTiming -children=opClasses -description=HPI_SMLABB_T1 -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=124553003200 -match=107291344896 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits2.timings05.opClasses -srcRegsRelativeLats=0 0 0 0 0 2 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits2.timings05.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits2.timings06] -type=MinorFUTiming -children=opClasses -description=HPI_SMLAWB_A1 -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=120526471344 -match=18874496 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits2.timings06.opClasses -srcRegsRelativeLats=0 0 0 0 0 2 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits2.timings06.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits2.timings07] -type=MinorFUTiming -children=opClasses -description=HPI_SMLAWB_T1 -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=124553003232 -match=107293442048 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits2.timings07.opClasses -srcRegsRelativeLats=0 0 0 0 0 2 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits2.timings07.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits2.timings08] -type=MinorFUTiming -children=opClasses -description=HPI_SMLAD_A1 -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=120526471376 -match=117440528 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits2.timings08.opClasses -srcRegsRelativeLats=0 0 0 0 0 2 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits2.timings08.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits2.timings09] -type=MinorFUTiming -children=opClasses -description=HPI_SMLAD_T1 -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=124553003232 -match=107292393472 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits2.timings09.opClasses -srcRegsRelativeLats=0 0 0 0 0 2 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits2.timings09.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits2.timings10] -type=MinorFUTiming -children=opClasses -description=HPI_SMMUL_A1 -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=120526532816 -match=122744848 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits2.timings10.opClasses -srcRegsRelativeLats=0 0 0 0 0 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits2.timings10.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits2.timings11] -type=MinorFUTiming -children=opClasses -description=HPI_SMMUL_T1 -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=124553064672 -match=107295600640 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits2.timings11.opClasses -srcRegsRelativeLats=0 0 0 0 0 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits2.timings11.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits2.timings12] -type=MinorFUTiming -children=opClasses -description=HPI_SMMLA_A1 -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=120526471376 -match=122683408 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits2.timings12.opClasses -srcRegsRelativeLats=0 0 0 2 0 0 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits2.timings12.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits2.timings13] -type=MinorFUTiming -children=opClasses -description=HPI_SMMLA_T1 -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=124553003232 -match=107295539200 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits2.timings13.opClasses -srcRegsRelativeLats=0 0 0 2 0 0 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits2.timings13.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits2.timings14] -type=MinorFUTiming -children=opClasses -description=HPI_SMMLS_A1 -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=120526471376 -match=122683600 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits2.timings14.opClasses -srcRegsRelativeLats=0 0 0 2 0 0 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits2.timings14.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits2.timings15] -type=MinorFUTiming -children=opClasses -description=HPI_SMMLS_T1 -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=124553003232 -match=107296587776 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits2.timings15.opClasses -srcRegsRelativeLats=0 0 0 2 0 0 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits2.timings15.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits2.timings16] -type=MinorFUTiming -children=opClasses -description=HPI_UMAAL_A1 -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=1 -extraCommitLatExpr=Null -mask=120526471408 -match=4194448 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits2.timings16.opClasses -srcRegsRelativeLats=0 0 0 0 0 0 0 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits2.timings16.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits2.timings17] -type=MinorFUTiming -children=opClasses -description=HPI_UMAAL_T1 -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=1 -extraCommitLatExpr=Null -mask=124553003248 -match=107304976480 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits2.timings17.opClasses -srcRegsRelativeLats=0 0 0 0 0 0 0 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits2.timings17.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits2.timings18] -type=MinorFUTiming -children=opClasses -description=HPI_MADD_A64 -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=1 -extraCommitLatExpr=Null -mask=122404503552 -match=17632854016 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits2.timings18.opClasses -srcRegsRelativeLats=1 1 1 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits2.timings18.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits2.timings19] -type=MinorFUTiming -children=opClasses -description=HPI_DefaultA64Mul -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=17179869184 -match=17179869184 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits2.timings19.opClasses -srcRegsRelativeLats=0 0 0 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits2.timings19.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits2.timings20] -type=MinorFUTiming -children=opClasses -description=HPI_DefaultMul -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=17179869184 -match=0 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits2.timings20.opClasses -srcRegsRelativeLats=0 0 0 0 0 0 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits2.timings20.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits3] -type=MinorFU -children=opClasses timings0 timings1 timings2 -cantForwardFromFUIndices= -eventq_index=0 -issueLat=3 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.opClasses -opLat=3 -timings=system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0 system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings1 system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2 - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.opClasses] -type=MinorOpClassSet -children=opClasses -eventq_index=0 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.opClasses.opClasses - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.opClasses.opClasses] -type=MinorOpClass -eventq_index=0 -opClass=IntDiv - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0] -type=MinorFUTiming -children=extraCommitLatExpr opClasses -description=HPI_SDIV_A1 -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr -mask=120526471408 -match=118489104 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0.opClasses -srcRegsRelativeLats= -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr] -type=TimingExprLet -children=defns0 defns1 defns2 defns3 defns4 defns5 defns6 expr -defns=system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns0 system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns1 system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns2 system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns3 system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns4 system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns5 system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns6 -eventq_index=0 -expr=system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.expr - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns0] -type=TimingExprUn -children=arg -arg=system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns0.arg -eventq_index=0 -op=timingExprSignExtend32To64 - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns0.arg] -type=TimingExprReadIntReg -children=reg -eventq_index=0 -reg=system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns0.arg.reg - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns0.arg.reg] -type=TimingExprSrcReg -eventq_index=0 -index=4 - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns1] -type=TimingExprUn -children=arg -arg=system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns1.arg -eventq_index=0 -op=timingExprSignExtend32To64 - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns1.arg] -type=TimingExprReadIntReg -children=reg -eventq_index=0 -reg=system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns1.arg.reg - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns1.arg.reg] -type=TimingExprSrcReg -eventq_index=0 -index=3 - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns2] -type=TimingExprBin -children=left right -eventq_index=0 -left=system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns2.left -op=timingExprOr -right=system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns2.right - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns2.left] -type=TimingExprBin -children=left right -eventq_index=0 -left=system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns2.left.left -op=timingExprSLessThan -right=system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns2.left.right - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns2.left.left] -type=TimingExprRef -eventq_index=0 -index=0 - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns2.left.right] -type=TimingExprLiteral -eventq_index=0 -value=0 - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns2.right] -type=TimingExprBin -children=left right -eventq_index=0 -left=system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns2.right.left -op=timingExprSLessThan -right=system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns2.right.right - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns2.right.left] -type=TimingExprRef -eventq_index=0 -index=1 - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns2.right.right] -type=TimingExprLiteral -eventq_index=0 -value=0 - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns3] -type=TimingExprUn -children=arg -arg=system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns3.arg -eventq_index=0 -op=timingExprSizeInBits - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns3.arg] -type=TimingExprUn -children=arg -arg=system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns3.arg.arg -eventq_index=0 -op=timingExprAbs - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns3.arg.arg] -type=TimingExprRef -eventq_index=0 -index=0 - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns4] -type=TimingExprIf -children=cond falseExpr trueExpr -cond=system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns4.cond -eventq_index=0 -falseExpr=system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns4.falseExpr -trueExpr=system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns4.trueExpr - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns4.cond] -type=TimingExprRef -eventq_index=0 -index=2 - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns4.falseExpr] -type=TimingExprLiteral -eventq_index=0 -value=0 - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns4.trueExpr] -type=TimingExprLiteral -eventq_index=0 -value=1 - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns5] -type=TimingExprUn -children=arg -arg=system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns5.arg -eventq_index=0 -op=timingExprSizeInBits - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns5.arg] -type=TimingExprBin -children=left right -eventq_index=0 -left=system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns5.arg.left -op=timingExprUDiv -right=system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns5.arg.right - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns5.arg.left] -type=TimingExprUn -children=arg -arg=system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns5.arg.left.arg -eventq_index=0 -op=timingExprAbs - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns5.arg.left.arg] -type=TimingExprRef -eventq_index=0 -index=1 - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns5.arg.right] -type=TimingExprIf -children=cond falseExpr trueExpr -cond=system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns5.arg.right.cond -eventq_index=0 -falseExpr=system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns5.arg.right.falseExpr -trueExpr=system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns5.arg.right.trueExpr - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns5.arg.right.cond] -type=TimingExprRef -eventq_index=0 -index=2 - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns5.arg.right.falseExpr] -type=TimingExprLiteral -eventq_index=0 -value=2 - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns5.arg.right.trueExpr] -type=TimingExprLiteral -eventq_index=0 -value=4 - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns6] -type=TimingExprIf -children=cond falseExpr trueExpr -cond=system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns6.cond -eventq_index=0 -falseExpr=system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns6.falseExpr -trueExpr=system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns6.trueExpr - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns6.cond] -type=TimingExprBin -children=left right -eventq_index=0 -left=system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns6.cond.left -op=timingExprSLessThan -right=system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns6.cond.right - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns6.cond.left] -type=TimingExprRef -eventq_index=0 -index=3 - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns6.cond.right] -type=TimingExprRef -eventq_index=0 -index=5 - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns6.falseExpr] -type=TimingExprBin -children=left right -eventq_index=0 -left=system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns6.falseExpr.left -op=timingExprSub -right=system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns6.falseExpr.right - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns6.falseExpr.left] -type=TimingExprRef -eventq_index=0 -index=3 - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns6.falseExpr.right] -type=TimingExprRef -eventq_index=0 -index=5 - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns6.trueExpr] -type=TimingExprLiteral -eventq_index=0 -value=0 - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.expr] -type=TimingExprBin -children=left right -eventq_index=0 -left=system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.expr.left -op=timingExprAdd -right=system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.expr.right - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.expr.left] -type=TimingExprRef -eventq_index=0 -index=4 - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.expr.right] -type=TimingExprIf -children=cond falseExpr trueExpr -cond=system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.expr.right.cond -eventq_index=0 -falseExpr=system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.expr.right.falseExpr -trueExpr=system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.expr.right.trueExpr - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.expr.right.cond] -type=TimingExprBin -children=left right -eventq_index=0 -left=system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.expr.right.cond.left -op=timingExprEqual -right=system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.expr.right.cond.right - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.expr.right.cond.left] -type=TimingExprRef -eventq_index=0 -index=1 - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.expr.right.cond.right] -type=TimingExprLiteral -eventq_index=0 -value=0 - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.expr.right.falseExpr] -type=TimingExprBin -children=left right -eventq_index=0 -left=system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.expr.right.falseExpr.left -op=timingExprUDiv -right=system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.expr.right.falseExpr.right - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.expr.right.falseExpr.left] -type=TimingExprRef -eventq_index=0 -index=6 - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.expr.right.falseExpr.right] -type=TimingExprLiteral -eventq_index=0 -value=4 - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.expr.right.trueExpr] -type=TimingExprLiteral -eventq_index=0 -value=0 - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings1] -type=MinorFUTiming -children=extraCommitLatExpr opClasses -description=HPI_UDIV_A1 -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr -mask=120526471408 -match=120586256 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings1.opClasses -srcRegsRelativeLats= -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr] -type=TimingExprLet -children=defns0 defns1 defns2 defns3 defns4 expr -defns=system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns0 system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns1 system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns2 system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns3 system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns4 -eventq_index=0 -expr=system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.expr - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns0] -type=TimingExprReadIntReg -children=reg -eventq_index=0 -reg=system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns0.reg - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns0.reg] -type=TimingExprSrcReg -eventq_index=0 -index=4 - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns1] -type=TimingExprReadIntReg -children=reg -eventq_index=0 -reg=system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns1.reg - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns1.reg] -type=TimingExprSrcReg -eventq_index=0 -index=3 - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns2] -type=TimingExprUn -children=arg -arg=system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns2.arg -eventq_index=0 -op=timingExprSizeInBits - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns2.arg] -type=TimingExprRef -eventq_index=0 -index=0 - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns3] -type=TimingExprUn -children=arg -arg=system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns3.arg -eventq_index=0 -op=timingExprSizeInBits - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns3.arg] -type=TimingExprBin -children=left right -eventq_index=0 -left=system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns3.arg.left -op=timingExprUDiv -right=system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns3.arg.right - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns3.arg.left] -type=TimingExprRef -eventq_index=0 -index=1 - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns3.arg.right] -type=TimingExprLiteral -eventq_index=0 -value=2 - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns4] -type=TimingExprIf -children=cond falseExpr trueExpr -cond=system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns4.cond -eventq_index=0 -falseExpr=system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns4.falseExpr -trueExpr=system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns4.trueExpr - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns4.cond] -type=TimingExprBin -children=left right -eventq_index=0 -left=system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns4.cond.left -op=timingExprSLessThan -right=system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns4.cond.right - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns4.cond.left] -type=TimingExprRef -eventq_index=0 -index=2 - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns4.cond.right] -type=TimingExprRef -eventq_index=0 -index=3 - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns4.falseExpr] -type=TimingExprBin -children=left right -eventq_index=0 -left=system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns4.falseExpr.left -op=timingExprSub -right=system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns4.falseExpr.right - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns4.falseExpr.left] -type=TimingExprRef -eventq_index=0 -index=2 - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns4.falseExpr.right] -type=TimingExprRef -eventq_index=0 -index=3 - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns4.trueExpr] -type=TimingExprLiteral -eventq_index=0 -value=0 - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.expr] -type=TimingExprIf -children=cond falseExpr trueExpr -cond=system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.expr.cond -eventq_index=0 -falseExpr=system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.expr.falseExpr -trueExpr=system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.expr.trueExpr - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.expr.cond] -type=TimingExprBin -children=left right -eventq_index=0 -left=system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.expr.cond.left -op=timingExprEqual -right=system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.expr.cond.right - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.expr.cond.left] -type=TimingExprRef -eventq_index=0 -index=1 - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.expr.cond.right] -type=TimingExprLiteral -eventq_index=0 -value=0 - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.expr.falseExpr] -type=TimingExprBin -children=left right -eventq_index=0 -left=system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.expr.falseExpr.left -op=timingExprUDiv -right=system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.expr.falseExpr.right - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.expr.falseExpr.left] -type=TimingExprRef -eventq_index=0 -index=4 - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.expr.falseExpr.right] -type=TimingExprLiteral -eventq_index=0 -value=4 - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.expr.trueExpr] -type=TimingExprLiteral -eventq_index=0 -value=0 - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings1.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2] -type=MinorFUTiming -children=extraCommitLatExpr opClasses -description=HPI_SDIV_A64 -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr -mask=122404535296 -match=17628662784 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2.opClasses -srcRegsRelativeLats= -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr] -type=TimingExprLet -children=defns0 defns1 defns2 defns3 defns4 defns5 defns6 expr -defns=system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns0 system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns1 system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns2 system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns3 system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns4 system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns5 system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns6 -eventq_index=0 -expr=system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.expr - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns0] -type=TimingExprUn -children=arg -arg=system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns0.arg -eventq_index=0 -op=timingExprSignExtend32To64 - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns0.arg] -type=TimingExprReadIntReg -children=reg -eventq_index=0 -reg=system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns0.arg.reg - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns0.arg.reg] -type=TimingExprSrcReg -eventq_index=0 -index=0 - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns1] -type=TimingExprUn -children=arg -arg=system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns1.arg -eventq_index=0 -op=timingExprSignExtend32To64 - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns1.arg] -type=TimingExprReadIntReg -children=reg -eventq_index=0 -reg=system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns1.arg.reg - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns1.arg.reg] -type=TimingExprSrcReg -eventq_index=0 -index=1 - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns2] -type=TimingExprBin -children=left right -eventq_index=0 -left=system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns2.left -op=timingExprOr -right=system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns2.right - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns2.left] -type=TimingExprBin -children=left right -eventq_index=0 -left=system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns2.left.left -op=timingExprSLessThan -right=system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns2.left.right - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns2.left.left] -type=TimingExprRef -eventq_index=0 -index=0 - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns2.left.right] -type=TimingExprLiteral -eventq_index=0 -value=0 - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns2.right] -type=TimingExprBin -children=left right -eventq_index=0 -left=system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns2.right.left -op=timingExprSLessThan -right=system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns2.right.right - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns2.right.left] -type=TimingExprRef -eventq_index=0 -index=1 - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns2.right.right] -type=TimingExprLiteral -eventq_index=0 -value=0 - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns3] -type=TimingExprUn -children=arg -arg=system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns3.arg -eventq_index=0 -op=timingExprSizeInBits - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns3.arg] -type=TimingExprUn -children=arg -arg=system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns3.arg.arg -eventq_index=0 -op=timingExprAbs - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns3.arg.arg] -type=TimingExprRef -eventq_index=0 -index=0 - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns4] -type=TimingExprIf -children=cond falseExpr trueExpr -cond=system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns4.cond -eventq_index=0 -falseExpr=system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns4.falseExpr -trueExpr=system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns4.trueExpr - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns4.cond] -type=TimingExprRef -eventq_index=0 -index=2 - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns4.falseExpr] -type=TimingExprLiteral -eventq_index=0 -value=0 - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns4.trueExpr] -type=TimingExprLiteral -eventq_index=0 -value=1 - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns5] -type=TimingExprUn -children=arg -arg=system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns5.arg -eventq_index=0 -op=timingExprSizeInBits - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns5.arg] -type=TimingExprBin -children=left right -eventq_index=0 -left=system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns5.arg.left -op=timingExprUDiv -right=system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns5.arg.right - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns5.arg.left] -type=TimingExprUn -children=arg -arg=system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns5.arg.left.arg -eventq_index=0 -op=timingExprAbs - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns5.arg.left.arg] -type=TimingExprRef -eventq_index=0 -index=1 - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns5.arg.right] -type=TimingExprIf -children=cond falseExpr trueExpr -cond=system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns5.arg.right.cond -eventq_index=0 -falseExpr=system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns5.arg.right.falseExpr -trueExpr=system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns5.arg.right.trueExpr - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns5.arg.right.cond] -type=TimingExprRef -eventq_index=0 -index=2 - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns5.arg.right.falseExpr] -type=TimingExprLiteral -eventq_index=0 -value=2 - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns5.arg.right.trueExpr] -type=TimingExprLiteral -eventq_index=0 -value=4 - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns6] -type=TimingExprIf -children=cond falseExpr trueExpr -cond=system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns6.cond -eventq_index=0 -falseExpr=system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns6.falseExpr -trueExpr=system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns6.trueExpr - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns6.cond] -type=TimingExprBin -children=left right -eventq_index=0 -left=system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns6.cond.left -op=timingExprSLessThan -right=system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns6.cond.right - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns6.cond.left] -type=TimingExprRef -eventq_index=0 -index=3 - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns6.cond.right] -type=TimingExprRef -eventq_index=0 -index=5 - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns6.falseExpr] -type=TimingExprBin -children=left right -eventq_index=0 -left=system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns6.falseExpr.left -op=timingExprSub -right=system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns6.falseExpr.right - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns6.falseExpr.left] -type=TimingExprRef -eventq_index=0 -index=3 - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns6.falseExpr.right] -type=TimingExprRef -eventq_index=0 -index=5 - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns6.trueExpr] -type=TimingExprLiteral -eventq_index=0 -value=0 - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.expr] -type=TimingExprBin -children=left right -eventq_index=0 -left=system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.expr.left -op=timingExprAdd -right=system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.expr.right - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.expr.left] -type=TimingExprRef -eventq_index=0 -index=4 - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.expr.right] -type=TimingExprIf -children=cond falseExpr trueExpr -cond=system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.expr.right.cond -eventq_index=0 -falseExpr=system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.expr.right.falseExpr -trueExpr=system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.expr.right.trueExpr - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.expr.right.cond] -type=TimingExprBin -children=left right -eventq_index=0 -left=system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.expr.right.cond.left -op=timingExprEqual -right=system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.expr.right.cond.right - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.expr.right.cond.left] -type=TimingExprRef -eventq_index=0 -index=1 - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.expr.right.cond.right] -type=TimingExprLiteral -eventq_index=0 -value=0 - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.expr.right.falseExpr] -type=TimingExprBin -children=left right -eventq_index=0 -left=system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.expr.right.falseExpr.left -op=timingExprUDiv -right=system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.expr.right.falseExpr.right - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.expr.right.falseExpr.left] -type=TimingExprRef -eventq_index=0 -index=6 - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.expr.right.falseExpr.right] -type=TimingExprLiteral -eventq_index=0 -value=4 - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.expr.right.trueExpr] -type=TimingExprLiteral -eventq_index=0 -value=0 - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits4] -type=MinorFU -children=opClasses timings00 timings01 timings02 timings03 timings04 timings05 timings06 timings07 timings08 timings09 timings10 timings11 timings12 timings13 timings14 timings15 timings16 timings17 timings18 timings19 timings20 timings21 timings22 timings23 timings24 timings25 timings26 timings27 timings28 timings29 timings30 timings31 timings32 timings33 timings34 timings35 timings36 timings37 timings38 timings39 timings40 timings41 timings42 timings43 timings44 timings45 timings46 timings47 timings48 timings49 timings50 timings51 timings52 timings53 timings54 -cantForwardFromFUIndices= -eventq_index=0 -issueLat=1 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.opClasses -opLat=6 -timings=system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings00 system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings01 system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings02 system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings03 system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings04 system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings05 system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings06 system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings07 system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings08 system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings09 system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings10 system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings11 system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings12 system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings13 system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings14 system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings15 system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings16 system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings17 system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings18 system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings19 system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings20 system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings21 system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings22 system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings23 system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings24 system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings25 system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings26 system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings27 system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings28 system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings29 system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings30 system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings31 system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings32 system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings33 system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings34 system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings35 system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings36 system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings37 system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings38 system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings39 system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings40 system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings41 system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings42 system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings43 system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings44 system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings45 system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings46 system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings47 system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings48 system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings49 system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings50 system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings51 system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings52 system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings53 system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings54 - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.opClasses] -type=MinorOpClassSet -children=opClasses00 opClasses01 opClasses02 opClasses03 opClasses04 opClasses05 opClasses06 opClasses07 opClasses08 opClasses09 opClasses10 opClasses11 opClasses12 opClasses13 opClasses14 opClasses15 opClasses16 opClasses17 opClasses18 opClasses19 opClasses20 opClasses21 opClasses22 opClasses23 opClasses24 opClasses25 opClasses26 opClasses27 -eventq_index=0 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses00 system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses01 system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses02 system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses03 system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses04 system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses05 system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses06 system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses07 system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses08 system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses09 system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses10 system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses11 system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses12 system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses13 system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses14 system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses15 system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses16 system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses17 system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses18 system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses19 system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses20 system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses21 system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses22 system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses23 system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses24 system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses25 system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses26 system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses27 - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses00] -type=MinorOpClass -eventq_index=0 -opClass=FloatAdd - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses01] -type=MinorOpClass -eventq_index=0 -opClass=FloatCmp - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses02] -type=MinorOpClass -eventq_index=0 -opClass=FloatCvt - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses03] -type=MinorOpClass -eventq_index=0 -opClass=FloatMult - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses04] -type=MinorOpClass -eventq_index=0 -opClass=FloatDiv - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses05] -type=MinorOpClass -eventq_index=0 -opClass=FloatSqrt - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses06] -type=MinorOpClass -eventq_index=0 -opClass=FloatMisc - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses07] -type=MinorOpClass -eventq_index=0 -opClass=FloatMultAcc - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses08] -type=MinorOpClass -eventq_index=0 -opClass=SimdAdd - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses09] -type=MinorOpClass -eventq_index=0 -opClass=SimdAddAcc - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses10] -type=MinorOpClass -eventq_index=0 -opClass=SimdAlu - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses11] -type=MinorOpClass -eventq_index=0 -opClass=SimdCmp - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses12] -type=MinorOpClass -eventq_index=0 -opClass=SimdCvt - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses13] -type=MinorOpClass -eventq_index=0 -opClass=SimdMisc - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses14] -type=MinorOpClass -eventq_index=0 -opClass=SimdMult - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses15] -type=MinorOpClass -eventq_index=0 -opClass=SimdMultAcc - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses16] -type=MinorOpClass -eventq_index=0 -opClass=SimdShift - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses17] -type=MinorOpClass -eventq_index=0 -opClass=SimdShiftAcc - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses18] -type=MinorOpClass -eventq_index=0 -opClass=SimdSqrt - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses19] -type=MinorOpClass -eventq_index=0 -opClass=SimdFloatAdd - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses20] -type=MinorOpClass -eventq_index=0 -opClass=SimdFloatAlu - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses21] -type=MinorOpClass -eventq_index=0 -opClass=SimdFloatCmp - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses22] -type=MinorOpClass -eventq_index=0 -opClass=SimdFloatCvt - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses23] -type=MinorOpClass -eventq_index=0 -opClass=SimdFloatDiv - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses24] -type=MinorOpClass -eventq_index=0 -opClass=SimdFloatMisc - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses25] -type=MinorOpClass -eventq_index=0 -opClass=SimdFloatMult - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses26] -type=MinorOpClass -eventq_index=0 -opClass=SimdFloatMultAcc - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses27] -type=MinorOpClass -eventq_index=0 -opClass=SimdFloatSqrt - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings00] -type=MinorFUTiming -children=opClasses -description=HPI_VUZP_A32 -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=124549009360 -match=4088529152 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings00.opClasses -srcRegsRelativeLats=0 0 0 0 0 0 3 3 3 3 3 3 3 3 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings00.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings01] -type=MinorFUTiming -children=opClasses -description=HPI_VZIP_A32 -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=124549009296 -match=4088529280 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings01.opClasses -srcRegsRelativeLats=0 0 0 0 0 0 4 4 4 4 4 4 4 4 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings01.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings02] -type=MinorFUTiming -children=opClasses -description=Vadd2hALU -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=124545666832 -match=4060088320 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings02.opClasses -srcRegsRelativeLats=0 0 0 0 0 0 4 4 4 4 4 4 4 4 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings02.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings03] -type=MinorFUTiming -children=opClasses -description=VaddhnALU -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=124545666896 -match=4068475904 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings03.opClasses -srcRegsRelativeLats=0 0 0 0 0 0 3 3 3 3 3 3 3 3 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings03.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings04] -type=MinorFUTiming -children=opClasses -description=VaddlALU -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=124528889680 -match=4068474880 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings04.opClasses -srcRegsRelativeLats=0 0 0 0 0 0 3 3 3 3 3 3 3 3 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings04.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings05] -type=MinorFUTiming -children=opClasses -description=HPI_VADDW_A32 -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=124528889680 -match=4068475136 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings05.opClasses -srcRegsRelativeLats=0 0 0 0 0 0 4 4 4 4 3 3 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings05.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings06] -type=MinorFUTiming -children=opClasses -description=HPI_VHADD_A32 -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=124528889104 -match=4060086272 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings06.opClasses -srcRegsRelativeLats=0 0 0 0 0 0 4 4 4 4 4 4 4 4 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings06.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings07] -type=MinorFUTiming -children=opClasses -description=VpadalALU -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=124549009168 -match=4088399360 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings07.opClasses -srcRegsRelativeLats=0 0 0 0 0 0 2 2 2 2 2 2 2 2 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings07.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings08] -type=MinorFUTiming -children=opClasses -description=VpaddhALU -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=124545666832 -match=4060089104 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings08.opClasses -srcRegsRelativeLats=0 0 0 0 0 0 3 3 3 3 3 3 3 3 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings08.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings09] -type=MinorFUTiming -children=opClasses -description=VpaddsALU -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=124547763984 -match=4076866816 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings09.opClasses -srcRegsRelativeLats=0 0 0 0 0 0 2 2 2 2 2 2 2 2 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings09.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings10] -type=MinorFUTiming -children=opClasses -description=VpaddlALU -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=124549009168 -match=4088398336 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings10.opClasses -srcRegsRelativeLats=0 0 0 0 0 0 3 3 3 3 3 3 3 3 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings10.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings11] -type=MinorFUTiming -children=opClasses -description=HPI_VRADDHN_A32 -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=124545666896 -match=4085253120 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings11.opClasses -srcRegsRelativeLats=0 0 0 0 0 0 4 4 4 4 4 4 4 4 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings11.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings12] -type=MinorFUTiming -children=opClasses -description=VrhaddALU -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=124528889616 -match=4060086528 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings12.opClasses -srcRegsRelativeLats=0 0 0 0 0 0 4 4 4 4 4 4 4 4 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings12.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings13] -type=MinorFUTiming -children=opClasses -description=VqaddALU -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=124528889616 -match=4060086288 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings13.opClasses -srcRegsRelativeLats=0 0 0 0 0 0 3 3 3 3 3 3 3 3 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings13.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings14] -type=MinorFUTiming -children=opClasses -description=VandqALU -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=124548812560 -match=4060086544 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings14.opClasses -srcRegsRelativeLats=0 0 0 0 0 0 5 5 5 5 5 5 5 5 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings14.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings15] -type=MinorFUTiming -children=opClasses -description=VbicALU -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=124548812560 -match=4061135120 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings15.opClasses -srcRegsRelativeLats=0 0 0 0 0 0 5 5 5 5 5 5 5 5 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings15.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings16] -type=MinorFUTiming -children=opClasses -description=VbifALU -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=124545666832 -match=4076863760 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings16.opClasses -srcRegsRelativeLats=0 0 0 0 0 0 5 5 5 5 5 5 5 5 5 5 5 5 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings16.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings17] -type=MinorFUTiming -children=opClasses -description=VacgeALU -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=124545666832 -match=4076867088 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings17.opClasses -srcRegsRelativeLats=0 0 0 0 0 0 4 4 4 4 4 4 4 4 4 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings17.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings18] -type=MinorFUTiming -children=opClasses -description=VceqALU -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=124547763984 -match=4060089856 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings18.opClasses -srcRegsRelativeLats=0 0 0 0 0 0 4 4 4 4 4 4 4 4 4 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings18.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings19] -type=MinorFUTiming -children=opClasses -description=VceqiALU -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=124545666832 -match=4076865552 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings19.opClasses -srcRegsRelativeLats=0 0 0 0 0 0 4 4 4 4 4 4 4 4 4 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings19.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings20] -type=MinorFUTiming -children=opClasses -description=HPI_VCEQII_A32 -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=124549008272 -match=4088463616 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings20.opClasses -srcRegsRelativeLats=0 0 0 0 0 0 4 4 4 4 4 4 4 4 4 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings20.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings21] -type=MinorFUTiming -children=opClasses -description=HPI_VTST_A32 -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=124545666832 -match=4060088336 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings21.opClasses -srcRegsRelativeLats=0 0 0 0 0 0 3 3 3 3 3 3 3 3 3 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings21.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings22] -type=MinorFUTiming -children=opClasses -description=HPI_VCLZ_A32 -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=124549009296 -match=4088398976 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings22.opClasses -srcRegsRelativeLats=0 0 0 0 0 0 4 4 4 4 4 4 4 4 4 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings22.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings23] -type=MinorFUTiming -children=opClasses -description=HPI_VCNT_A32 -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=124549009296 -match=4088399104 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings23.opClasses -srcRegsRelativeLats=0 0 0 0 0 0 4 4 4 4 4 4 4 4 4 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings23.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings24] -type=MinorFUTiming -children=opClasses -description=HPI_VCNT_A32 -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=124548808720 -match=4071620608 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings24.opClasses -srcRegsRelativeLats=0 0 0 0 0 0 4 4 4 4 4 4 4 4 4 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings24.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings25] -type=MinorFUTiming -children=opClasses -description=HPI_VMAXI_A32 -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=124528889600 -match=4060087808 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings25.opClasses -srcRegsRelativeLats=0 0 0 0 0 0 4 4 4 4 4 4 4 4 4 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings25.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings26] -type=MinorFUTiming -children=opClasses -description=HPI_VMAXS_A32 -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=124545666832 -match=4060090112 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings26.opClasses -srcRegsRelativeLats=0 0 0 0 0 0 2 2 2 2 2 2 2 2 2 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings26.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings27] -type=MinorFUTiming -children=opClasses -description=HPI_VNEGI_A32 -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=124549008272 -match=4088464256 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings27.opClasses -srcRegsRelativeLats=0 0 0 0 0 0 4 4 4 4 4 4 4 4 4 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings27.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings28] -type=MinorFUTiming -children=opClasses -description=HPI_VNEGF_A32 -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=120523263696 -match=246483520 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings28.opClasses -srcRegsRelativeLats=0 0 0 0 0 0 2 2 2 2 2 2 2 2 2 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings28.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings29] -type=MinorFUTiming -children=opClasses -description=HPI_VREVN_A32 -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=124549008912 -match=4088397824 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings29.opClasses -srcRegsRelativeLats=0 0 0 0 0 0 4 4 4 4 4 4 4 4 4 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings29.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings30] -type=MinorFUTiming -children=opClasses -description=HPI_VQNEG_A32 -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=124549009296 -match=4088399744 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings30.opClasses -srcRegsRelativeLats=0 0 0 0 0 0 3 3 3 3 3 3 3 3 3 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings30.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings31] -type=MinorFUTiming -children=opClasses -description=HPI_VSWP_A32 -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=124549009296 -match=4088528896 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings31.opClasses -srcRegsRelativeLats=0 0 0 0 0 0 4 4 4 4 4 4 4 4 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings31.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings32] -type=MinorFUTiming -children=opClasses -description=HPI_VTRN_A32 -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=124549009296 -match=4088529024 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings32.opClasses -srcRegsRelativeLats=0 0 0 0 0 0 2 2 2 2 2 2 2 2 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings32.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings33] -type=MinorFUTiming -children=opClasses -description=HPI_VPMAX_A32 -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=124528889600 -match=4060088832 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings33.opClasses -srcRegsRelativeLats=0 0 0 0 0 0 4 4 4 4 4 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings33.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings34] -type=MinorFUTiming -children=opClasses -description=HPI_VPMAXF_A32 -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=124545666832 -match=4076867328 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings34.opClasses -srcRegsRelativeLats=0 0 0 0 0 0 2 2 2 2 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings34.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings35] -type=MinorFUTiming -children=opClasses -description=HPI_VMOVN_A32 -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=124549009360 -match=4088529408 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings35.opClasses -srcRegsRelativeLats=0 0 0 0 0 0 4 4 4 4 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings35.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings36] -type=MinorFUTiming -children=opClasses -description=HPI_VMRS_A1 -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=120527458064 -match=250677776 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings36.opClasses -srcRegsRelativeLats=5 5 5 5 5 5 5 5 5 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings36.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings37] -type=MinorFUTiming -children=opClasses -description=HPI_VMOV_register_A1 -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=124548812560 -match=4062183696 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings37.opClasses -srcRegsRelativeLats=5 5 5 5 5 5 5 5 5 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings37.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings38] -type=MinorFUTiming -children=opClasses -description=HPI_VMOV_register_A2 -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=120523263696 -match=246417984 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings38.opClasses -srcRegsRelativeLats=5 5 5 5 5 5 5 5 5 4 4 4 4 4 4 4 4 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings38.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings39] -type=MinorFUTiming -children=opClasses -description=HPI_VQMOVN_A32 -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=124549009168 -match=4088529408 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings39.opClasses -srcRegsRelativeLats=0 0 0 0 0 0 2 2 2 2 2 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings39.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings40] -type=MinorFUTiming -children=opClasses -description=HPI_VMOVL_A32 -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=124529348560 -match=4068477456 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings40.opClasses -srcRegsRelativeLats=0 0 0 0 0 0 4 4 4 4 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings40.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings41] -type=MinorFUTiming -children=opClasses -description=HPI_VDIV32_A32 -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=9 -extraCommitLatExpr=Null -mask=120522280784 -match=243272192 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings41.opClasses -srcRegsRelativeLats=0 0 0 0 0 0 20 4 4 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings41.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings42] -type=MinorFUTiming -children=opClasses -description=HPI_VDIV64_A32 -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=18 -extraCommitLatExpr=Null -mask=120522280784 -match=243272448 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings42.opClasses -srcRegsRelativeLats=0 0 0 0 0 0 20 4 4 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings42.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings43] -type=MinorFUTiming -children=opClasses -description=HPI_VSQRT32_A32 -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=9 -extraCommitLatExpr=Null -mask=120523263952 -match=246483648 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings43.opClasses -srcRegsRelativeLats= -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings43.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings44] -type=MinorFUTiming -children=opClasses -description=HPI_VSQRT64_A32 -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=18 -extraCommitLatExpr=Null -mask=120523263952 -match=246483904 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings44.opClasses -srcRegsRelativeLats= -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings44.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings45] -type=MinorFUTiming -children=opClasses -description=VmuliALU -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=124528889616 -match=4060088592 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings45.opClasses -srcRegsRelativeLats=0 0 0 0 0 0 2 2 2 2 2 2 2 2 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings45.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings46] -type=MinorFUTiming -children=opClasses -description=HPI_FMADD_A64 -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=124547792896 -match=17699962880 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings46.opClasses -srcRegsRelativeLats=5 5 5 0 0 0 0 1 1 0 0 0 0 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings46.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings47] -type=MinorFUTiming -children=opClasses -description=HPI_FMSUB_D_A64 -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=124547792896 -match=17699995648 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings47.opClasses -srcRegsRelativeLats=5 5 5 0 0 0 0 1 1 0 0 0 0 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings47.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings48] -type=MinorFUTiming -children=opClasses -description=HPI_FMOV_A64 -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=124549856256 -match=17685299200 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings48.opClasses -srcRegsRelativeLats=5 5 5 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings48.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings49] -type=MinorFUTiming -children=opClasses -description=HPI_ADD_SUB_vector_scalar_A64 -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=124002565120 -match=18759058432 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings49.opClasses -srcRegsRelativeLats=5 5 5 4 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings49.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings50] -type=MinorFUTiming -children=opClasses -description=HPI_ADD_SUB_vector_vector_A64 -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=122928823296 -match=17416881152 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings50.opClasses -srcRegsRelativeLats=5 5 5 4 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings50.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings51] -type=MinorFUTiming -children=opClasses -description=HPI_FDIV_scalar_32_A64 -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=6 -extraCommitLatExpr=Null -mask=124552018944 -match=17685288960 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings51.opClasses -srcRegsRelativeLats=0 0 0 20 4 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings51.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings52] -type=MinorFUTiming -children=opClasses -description=HPI_FDIV_scalar_64_A64 -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=15 -extraCommitLatExpr=Null -mask=124552018944 -match=17689483264 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings52.opClasses -srcRegsRelativeLats=0 0 0 20 4 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings52.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings53] -type=MinorFUTiming -children=opClasses -description=HPI_DefaultA64Vfp -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=17179869184 -match=17179869184 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings53.opClasses -srcRegsRelativeLats=5 5 5 2 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings53.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings54] -type=MinorFUTiming -children=opClasses -description=HPI_DefaultVfp -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=17179869184 -match=0 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings54.opClasses -srcRegsRelativeLats=5 5 5 5 5 5 2 2 2 2 2 2 2 2 0 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings54.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits5] -type=MinorFU -children=opClasses timings0 timings1 -cantForwardFromFUIndices=5 -eventq_index=0 -issueLat=1 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits5.opClasses -opLat=1 -timings=system.cpu_cluster.cpus.executeFuncUnits.funcUnits5.timings0 system.cpu_cluster.cpus.executeFuncUnits.funcUnits5.timings1 - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits5.opClasses] -type=MinorOpClassSet -children=opClasses0 opClasses1 opClasses2 opClasses3 -eventq_index=0 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits5.opClasses.opClasses0 system.cpu_cluster.cpus.executeFuncUnits.funcUnits5.opClasses.opClasses1 system.cpu_cluster.cpus.executeFuncUnits.funcUnits5.opClasses.opClasses2 system.cpu_cluster.cpus.executeFuncUnits.funcUnits5.opClasses.opClasses3 - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits5.opClasses.opClasses0] -type=MinorOpClass -eventq_index=0 -opClass=MemRead - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits5.opClasses.opClasses1] -type=MinorOpClass -eventq_index=0 -opClass=MemWrite - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits5.opClasses.opClasses2] -type=MinorOpClass -eventq_index=0 -opClass=FloatMemRead - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits5.opClasses.opClasses3] -type=MinorOpClass -eventq_index=0 -opClass=FloatMemWrite - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits5.timings0] -type=MinorFUTiming -children=opClasses -description=HPI_DefaultMem -eventq_index=0 -extraAssumedLat=2 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=17179869184 -match=0 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits5.timings0.opClasses -srcRegsRelativeLats=1 1 1 1 1 2 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits5.timings0.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits5.timings1] -type=MinorFUTiming -children=opClasses -description=HPI_DefaultMem64 -eventq_index=0 -extraAssumedLat=3 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=17179869184 -match=17179869184 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits5.timings1.opClasses -srcRegsRelativeLats=2 -suppress=false - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits5.timings1.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits6] -type=MinorFU -children=opClasses -cantForwardFromFUIndices= -eventq_index=0 -issueLat=1 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits6.opClasses -opLat=1 -timings= - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits6.opClasses] -type=MinorOpClassSet -children=opClasses0 opClasses1 -eventq_index=0 -opClasses=system.cpu_cluster.cpus.executeFuncUnits.funcUnits6.opClasses.opClasses0 system.cpu_cluster.cpus.executeFuncUnits.funcUnits6.opClasses.opClasses1 - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits6.opClasses.opClasses0] -type=MinorOpClass -eventq_index=0 -opClass=IprAccess - -[system.cpu_cluster.cpus.executeFuncUnits.funcUnits6.opClasses.opClasses1] -type=MinorOpClass -eventq_index=0 -opClass=InstPrefetch - -[system.cpu_cluster.cpus.icache] -type=Cache -children=replacement_policy tags -addr_ranges=0:18446744073709551615:0:0:0:0 -assoc=2 -clk_domain=system.cpu_cluster.clk_domain -clusivity=mostly_incl -data_latency=1 -default_p_state=UNDEFINED -demand_mshr_reserve=1 -eventq_index=0 -is_read_only=false -max_miss_count=0 -mshrs=2 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model= -prefetch_on_access=false -prefetcher=Null -replacement_policy=system.cpu_cluster.cpus.icache.replacement_policy -response_latency=1 -sequential_access=false -size=32768 -system=system -tag_latency=1 -tags=system.cpu_cluster.cpus.icache.tags -tgts_per_mshr=8 -warmup_percentage=0 -write_buffers=8 -writeback_clean=false -cpu_side=system.cpu_cluster.cpus.icache_port -mem_side=system.cpu_cluster.toL2Bus.slave[0] - -[system.cpu_cluster.cpus.icache.replacement_policy] -type=LRURP -eventq_index=0 - -[system.cpu_cluster.cpus.icache.tags] -type=BaseSetAssoc -assoc=2 -block_size=64 -clk_domain=system.cpu_cluster.clk_domain -data_latency=1 -default_p_state=UNDEFINED -eventq_index=0 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model= -replacement_policy=system.cpu_cluster.cpus.icache.replacement_policy -sequential_access=false -size=32768 -tag_latency=1 -warmup_percentage=0 - -[system.cpu_cluster.cpus.interrupts] -type=ArmInterrupts -eventq_index=0 - -[system.cpu_cluster.cpus.isa] -type=ArmISA -decoderFlavour=Generic -eventq_index=0 -fpsid=1090793632 -id_aa64afr0_el1=0 -id_aa64afr1_el1=0 -id_aa64dfr0_el1=1052678 -id_aa64dfr1_el1=0 -id_aa64isar0_el1=0 -id_aa64isar1_el1=0 -id_aa64mmfr0_el1=15728642 -id_aa64mmfr1_el1=0 -id_isar0=34607377 -id_isar1=34677009 -id_isar2=555950401 -id_isar3=17899825 -id_isar4=268501314 -id_isar5=0 -id_mmfr0=270536963 -id_mmfr1=0 -id_mmfr2=19070976 -id_mmfr3=34611729 -impdef_nop=false -midr=1091551472 -pmu=Null -system=system -vecRegRenameMode=Full - -[system.cpu_cluster.cpus.istage2_mmu] -type=ArmStage2MMU -children=stage2_tlb -eventq_index=0 -stage2_tlb=system.cpu_cluster.cpus.istage2_mmu.stage2_tlb -sys=system -tlb=system.cpu_cluster.cpus.itb - -[system.cpu_cluster.cpus.istage2_mmu.stage2_tlb] -type=ArmTLB -children=walker -eventq_index=0 -is_stage2=true -size=32 -sys=system -walker=system.cpu_cluster.cpus.istage2_mmu.stage2_tlb.walker - -[system.cpu_cluster.cpus.istage2_mmu.stage2_tlb.walker] -type=ArmTableWalker -clk_domain=system.cpu_cluster.clk_domain -default_p_state=UNDEFINED -eventq_index=0 -is_stage2=true -num_squash_per_cycle=2 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model= -sys=system - -[system.cpu_cluster.cpus.itb] -type=ArmTLB -children=walker -eventq_index=0 -is_stage2=false -size=256 -sys=system -walker=system.cpu_cluster.cpus.itb.walker - -[system.cpu_cluster.cpus.itb.walker] -type=ArmTableWalker -clk_domain=system.cpu_cluster.clk_domain -default_p_state=UNDEFINED -eventq_index=0 -is_stage2=false -num_squash_per_cycle=2 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model= -sys=system -port=system.cpu_cluster.cpus.itb_walker_cache.cpu_side - -[system.cpu_cluster.cpus.itb_walker_cache] -type=Cache -children=replacement_policy tags -addr_ranges=0:18446744073709551615:0:0:0:0 -assoc=8 -clk_domain=system.cpu_cluster.clk_domain -clusivity=mostly_incl -data_latency=4 -default_p_state=UNDEFINED -demand_mshr_reserve=1 -eventq_index=0 -is_read_only=false -max_miss_count=0 -mshrs=6 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model= -prefetch_on_access=false -prefetcher=Null -replacement_policy=system.cpu_cluster.cpus.itb_walker_cache.replacement_policy -response_latency=4 -sequential_access=false -size=1024 -system=system -tag_latency=4 -tags=system.cpu_cluster.cpus.itb_walker_cache.tags -tgts_per_mshr=8 -warmup_percentage=0 -write_buffers=16 -writeback_clean=false -cpu_side=system.cpu_cluster.cpus.itb.walker.port -mem_side=system.cpu_cluster.toL2Bus.slave[2] - -[system.cpu_cluster.cpus.itb_walker_cache.replacement_policy] -type=LRURP -eventq_index=0 - -[system.cpu_cluster.cpus.itb_walker_cache.tags] -type=BaseSetAssoc -assoc=8 -block_size=64 -clk_domain=system.cpu_cluster.clk_domain -data_latency=4 -default_p_state=UNDEFINED -eventq_index=0 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model= -replacement_policy=system.cpu_cluster.cpus.itb_walker_cache.replacement_policy -sequential_access=false -size=1024 -tag_latency=4 -warmup_percentage=0 - -[system.cpu_cluster.cpus.tracer] -type=ExeTracer -eventq_index=0 - -[system.cpu_cluster.cpus.workload] -type=Process -cmd=../../DRAMSys/gem5/gem5_se/almabench/almabench -cwd= -drivers= -egid=100 -env= -errout=cerr -euid=100 -eventq_index=0 -executable=../../DRAMSys/gem5/gem5_se/almabench/almabench -gid=100 -input=cin -kvmInSE=false -maxStackSize=67108864 -output=cout -pgid=100 -pid=100 -ppid=0 -simpoint=0 -system=system -uid=100 -useArchPT=false - -[system.cpu_cluster.l2] -type=Cache -children=replacement_policy tags -addr_ranges=0:18446744073709551615:0:0:0:0 -assoc=16 -clk_domain=system.cpu_cluster.clk_domain -clusivity=mostly_incl -data_latency=13 -default_p_state=UNDEFINED -demand_mshr_reserve=1 -eventq_index=0 -is_read_only=false -max_miss_count=0 -mshrs=4 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model= -prefetch_on_access=false -prefetcher=Null -replacement_policy=system.cpu_cluster.l2.replacement_policy -response_latency=5 -sequential_access=false -size=1048576 -system=system -tag_latency=13 -tags=system.cpu_cluster.l2.tags -tgts_per_mshr=8 -warmup_percentage=0 -write_buffers=16 -writeback_clean=false -cpu_side=system.cpu_cluster.toL2Bus.master[0] -mem_side=system.membus.slave[1] - -[system.cpu_cluster.l2.replacement_policy] -type=LRURP -eventq_index=0 - -[system.cpu_cluster.l2.tags] -type=BaseSetAssoc -assoc=16 -block_size=64 -clk_domain=system.cpu_cluster.clk_domain -data_latency=13 -default_p_state=UNDEFINED -eventq_index=0 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model= -replacement_policy=system.cpu_cluster.l2.replacement_policy -sequential_access=false -size=1048576 -tag_latency=13 -warmup_percentage=0 - -[system.cpu_cluster.toL2Bus] -type=CoherentXBar -children=snoop_filter -clk_domain=system.cpu_cluster.clk_domain -default_p_state=UNDEFINED -eventq_index=0 -forward_latency=0 -frontend_latency=1 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -point_of_coherency=false -point_of_unification=true -power_model= -response_latency=1 -snoop_filter=system.cpu_cluster.toL2Bus.snoop_filter -snoop_response_latency=1 -system=system -use_default_range=false -width=64 -master=system.cpu_cluster.l2.cpu_side -slave=system.cpu_cluster.cpus.icache.mem_side system.cpu_cluster.cpus.dcache.mem_side system.cpu_cluster.cpus.itb_walker_cache.mem_side system.cpu_cluster.cpus.dtb_walker_cache.mem_side - -[system.cpu_cluster.toL2Bus.snoop_filter] -type=SnoopFilter -eventq_index=0 -lookup_latency=0 -max_capacity=8388608 -system=system - -[system.cpu_cluster.voltage_domain] -type=VoltageDomain -eventq_index=0 -voltage=1.2 - -[system.dvfs_handler] -type=DVFSHandler -domains= -enable=false -eventq_index=0 -sys_clk_domain=system.clk_domain -transition_latency=100000000 - -[system.external_memory] -type=ExternalSlave -addr_ranges=0:2147483647:0:0:0:0 -clk_domain=system.clk_domain -default_p_state=UNDEFINED -eventq_index=0 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -port_data=transactor -port_type=tlm_slave -power_model= -port=system.membus.master[0] - -[system.membus] -type=CoherentXBar -children=snoop_filter -clk_domain=system.clk_domain -default_p_state=UNDEFINED -eventq_index=0 -forward_latency=4 -frontend_latency=3 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -point_of_coherency=true -point_of_unification=true -power_model= -response_latency=2 -snoop_filter=system.membus.snoop_filter -snoop_response_latency=4 -system=system -use_default_range=false -width=16 -master=system.external_memory.port -slave=system.system_port system.cpu_cluster.l2.mem_side - -[system.membus.snoop_filter] -type=SnoopFilter -eventq_index=0 -lookup_latency=1 -max_capacity=8388608 -system=system - -[system.physmem] -type=SimpleMemory -bandwidth=73.000000 -clk_domain=system.clk_domain -conf_table_reported=true -default_p_state=UNDEFINED -eventq_index=0 -in_addr_map=true -kvm_map=true -latency=30000 -latency_var=0 -null=false -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model= -range=0:134217727:0:0:0:0 - -[system.voltage_domain] -type=VoltageDomain -eventq_index=0 -voltage=3.3 - diff --git a/DRAMSys/gem5/gem5_se/almabench/config.json b/DRAMSys/gem5/gem5_se/almabench/config.json deleted file mode 100644 index a90d64c5..00000000 --- a/DRAMSys/gem5/gem5_se/almabench/config.json +++ /dev/null @@ -1,7803 +0,0 @@ -{ - "name": null, - "sim_quantum": 0, - "system": { - "kernel": "", - "mmap_using_noreserve": false, - "kernel_addr_check": false, - "membus": { - "point_of_coherency": true, - "system": "system", - "response_latency": 2, - "cxx_class": "CoherentXBar", - "forward_latency": 4, - "clk_domain": "system.clk_domain", - "point_of_unification": true, - "width": 16, - "eventq_index": 0, - "default_p_state": "UNDEFINED", - "p_state_clk_gate_max": 1000000000000, - "master": { - "peer": [ - "system.external_memory.port" - ], - "role": "MASTER" - }, - "type": "CoherentXBar", - "frontend_latency": 3, - "slave": { - "peer": [ - "system.system_port", - "system.cpu_cluster.l2.mem_side" - ], - "role": "SLAVE" - }, - "p_state_clk_gate_min": 1000, - "snoop_filter": { - "name": "snoop_filter", - "system": "system", - "max_capacity": 8388608, - "eventq_index": 0, - "cxx_class": "SnoopFilter", - "path": "system.membus.snoop_filter", - "type": "SnoopFilter", - "lookup_latency": 1 - }, - "power_model": [], - "path": "system.membus", - "snoop_response_latency": 4, - "name": "membus", - "p_state_clk_gate_bins": 20, - "use_default_range": false - }, - "symbolfile": "", - "readfile": "", - "thermal_model": null, - "cxx_class": "System", - "work_begin_cpu_id_exit": -1, - "load_offset": 0, - "work_begin_exit_count": 0, - "p_state_clk_gate_min": 1000, - "memories": [ - "system.physmem" - ], - "work_begin_ckpt_count": 0, - "clk_domain": { - "name": "clk_domain", - "clock": [ - 1000 - ], - "init_perf_level": 0, - "voltage_domain": "system.voltage_domain", - "eventq_index": 0, - "cxx_class": "SrcClockDomain", - "path": "system.clk_domain", - "type": "SrcClockDomain", - "domain_id": -1 - }, - "mem_ranges": [ - "0:2147483647:0:0:0:0" - ], - "eventq_index": 0, - "default_p_state": "UNDEFINED", - "p_state_clk_gate_max": 1000000000000, - "dvfs_handler": { - "enable": false, - "name": "dvfs_handler", - "sys_clk_domain": "system.clk_domain", - "transition_latency": 100000000, - "eventq_index": 0, - "cxx_class": "DVFSHandler", - "domains": [], - "path": "system.dvfs_handler", - "type": "DVFSHandler" - }, - "work_end_exit_count": 0, - "type": "System", - "voltage_domain": { - "name": "voltage_domain", - "eventq_index": 0, - "voltage": [ - 3.3 - ], - "cxx_class": "VoltageDomain", - "path": "system.voltage_domain", - "type": "VoltageDomain" - }, - "cache_line_size": 64, - "boot_osflags": "a", - "system_port": { - "peer": "system.membus.slave[0]", - "role": "MASTER" - }, - "physmem": { - "range": "0:134217727:0:0:0:0", - "latency": 30000, - "name": "physmem", - "p_state_clk_gate_min": 1000, - "eventq_index": 0, - "p_state_clk_gate_bins": 20, - "default_p_state": "UNDEFINED", - "kvm_map": true, - "clk_domain": "system.clk_domain", - "power_model": [], - "latency_var": 0, - "bandwidth": "73.000000", - "conf_table_reported": true, - "cxx_class": "SimpleMemory", - "p_state_clk_gate_max": 1000000000000, - "path": "system.physmem", - "null": false, - "type": "SimpleMemory", - "in_addr_map": true - }, - "power_model": [], - "work_cpus_ckpt_count": 0, - "thermal_components": [], - "path": "system", - "work_end_ckpt_count": 0, - "mem_mode": "timing", - "name": "system", - "init_param": 0, - "p_state_clk_gate_bins": 20, - "kernel_extras": [], - "load_addr_mask": 18446744073709551615, - "cpu_cluster": { - "name": "cpu_cluster", - "thermal_domain": null, - "voltage_domain": { - "name": "voltage_domain", - "eventq_index": 0, - "voltage": [ - 1.2 - ], - "cxx_class": "VoltageDomain", - "path": "system.cpu_cluster.voltage_domain", - "type": "VoltageDomain" - }, - "clk_domain": { - "name": "clk_domain", - "clock": [ - 250 - ], - "init_perf_level": 0, - "voltage_domain": "system.cpu_cluster.voltage_domain", - "eventq_index": 0, - "cxx_class": "SrcClockDomain", - "path": "system.cpu_cluster.clk_domain", - "type": "SrcClockDomain", - "domain_id": -1 - }, - "cpus": [ - { - "max_insts_any_thread": 0, - "itb_walker_cache": { - "replacement_policy": { - "eventq_index": 0, - "path": "system.cpu_cluster.cpus.itb_walker_cache.replacement_policy", - "type": "LRURP", - "name": "replacement_policy", - "cxx_class": "LRURP" - }, - "cpu_side": { - "peer": "system.cpu_cluster.cpus.itb.walker.port", - "role": "SLAVE" - }, - "clusivity": "mostly_incl", - "prefetcher": null, - "system": "system", - "write_buffers": 16, - "response_latency": 4, - "cxx_class": "Cache", - "size": 1024, - "type": "Cache", - "clk_domain": "system.cpu_cluster.clk_domain", - "max_miss_count": 0, - "eventq_index": 0, - "default_p_state": "UNDEFINED", - "p_state_clk_gate_max": 1000000000000, - "mem_side": { - "peer": "system.cpu_cluster.toL2Bus.slave[2]", - "role": "MASTER" - }, - "mshrs": 6, - "writeback_clean": false, - "p_state_clk_gate_min": 1000, - "tags": { - "size": 1024, - "tag_latency": 4, - "replacement_policy": "system.cpu_cluster.cpus.itb_walker_cache.replacement_policy", - "name": "tags", - "p_state_clk_gate_min": 1000, - "eventq_index": 0, - "p_state_clk_gate_bins": 20, - "default_p_state": "UNDEFINED", - "clk_domain": "system.cpu_cluster.clk_domain", - "power_model": [], - "sequential_access": false, - "assoc": 8, - "warmup_percentage": 0, - "cxx_class": "BaseSetAssoc", - "p_state_clk_gate_max": 1000000000000, - "path": "system.cpu_cluster.cpus.itb_walker_cache.tags", - "block_size": 64, - "type": "BaseSetAssoc", - "data_latency": 4 - }, - "tgts_per_mshr": 8, - "demand_mshr_reserve": 1, - "power_model": [], - "addr_ranges": [ - "0:18446744073709551615:0:0:0:0" - ], - "is_read_only": false, - "warmup_percentage": 0, - "prefetch_on_access": false, - "path": "system.cpu_cluster.cpus.itb_walker_cache", - "data_latency": 4, - "tag_latency": 4, - "name": "itb_walker_cache", - "p_state_clk_gate_bins": 20, - "sequential_access": false, - "assoc": 8 - }, - "do_statistics_insts": true, - "numThreads": 1, - "fetch1LineSnapWidth": 0, - "fetch1ToFetch2BackwardDelay": 1, - "fetch1FetchLimit": 1, - "executeIssueLimit": 2, - "power_gating_on_idle": false, - "istage2_mmu": { - "name": "istage2_mmu", - "tlb": "system.cpu_cluster.cpus.itb", - "sys": "system", - "stage2_tlb": { - "name": "stage2_tlb", - "is_stage2": true, - "sys": "system", - "eventq_index": 0, - "cxx_class": "ArmISA::TLB", - "walker": { - "p_state_clk_gate_min": 1000, - "name": "walker", - "is_stage2": true, - "p_state_clk_gate_bins": 20, - "cxx_class": "ArmISA::TableWalker", - "clk_domain": "system.cpu_cluster.clk_domain", - "power_model": [], - "sys": "system", - "eventq_index": 0, - "default_p_state": "UNDEFINED", - "p_state_clk_gate_max": 1000000000000, - "path": "system.cpu_cluster.cpus.istage2_mmu.stage2_tlb.walker", - "type": "ArmTableWalker", - "num_squash_per_cycle": 2 - }, - "path": "system.cpu_cluster.cpus.istage2_mmu.stage2_tlb", - "type": "ArmTLB", - "size": 32 - }, - "eventq_index": 0, - "cxx_class": "ArmISA::Stage2MMU", - "path": "system.cpu_cluster.cpus.istage2_mmu", - "type": "ArmStage2MMU" - }, - "executeLSQMaxStoreBufferStoresPerCycle": 2, - "icache": { - "replacement_policy": { - "eventq_index": 0, - "path": "system.cpu_cluster.cpus.icache.replacement_policy", - "type": "LRURP", - "name": "replacement_policy", - "cxx_class": "LRURP" - }, - "cpu_side": { - "peer": "system.cpu_cluster.cpus.icache_port", - "role": "SLAVE" - }, - "clusivity": "mostly_incl", - "prefetcher": null, - "system": "system", - "write_buffers": 8, - "response_latency": 1, - "cxx_class": "Cache", - "size": 32768, - "type": "Cache", - "clk_domain": "system.cpu_cluster.clk_domain", - "max_miss_count": 0, - "eventq_index": 0, - "default_p_state": "UNDEFINED", - "p_state_clk_gate_max": 1000000000000, - "mem_side": { - "peer": "system.cpu_cluster.toL2Bus.slave[0]", - "role": "MASTER" - }, - "mshrs": 2, - "writeback_clean": false, - "p_state_clk_gate_min": 1000, - "tags": { - "size": 32768, - "tag_latency": 1, - "replacement_policy": "system.cpu_cluster.cpus.icache.replacement_policy", - "name": "tags", - "p_state_clk_gate_min": 1000, - "eventq_index": 0, - "p_state_clk_gate_bins": 20, - "default_p_state": "UNDEFINED", - "clk_domain": "system.cpu_cluster.clk_domain", - "power_model": [], - "sequential_access": false, - "assoc": 2, - "warmup_percentage": 0, - "cxx_class": "BaseSetAssoc", - "p_state_clk_gate_max": 1000000000000, - "path": "system.cpu_cluster.cpus.icache.tags", - "block_size": 64, - "type": "BaseSetAssoc", - "data_latency": 1 - }, - "tgts_per_mshr": 8, - "demand_mshr_reserve": 1, - "power_model": [], - "addr_ranges": [ - "0:18446744073709551615:0:0:0:0" - ], - "is_read_only": false, - "warmup_percentage": 0, - "prefetch_on_access": false, - "path": "system.cpu_cluster.cpus.icache", - "data_latency": 1, - "tag_latency": 1, - "name": "icache", - "p_state_clk_gate_bins": 20, - "sequential_access": false, - "assoc": 2 - }, - "function_trace": false, - "do_checkpoint_insts": true, - "decodeInputWidth": 2, - "cxx_class": "MinorCPU", - "max_loads_all_threads": 0, - "executeMemoryIssueLimit": 1, - "decodeCycleInput": true, - "syscallRetryLatency": 10000, - "system": "system", - "max_loads_any_thread": 0, - "executeLSQTransfersQueueSize": 2, - "p_state_clk_gate_max": 1000000000000, - "clk_domain": "system.cpu_cluster.clk_domain", - "function_trace_start": 0, - "cpu_id": 0, - "checker": null, - "eventq_index": 0, - "executeMemoryWidth": 0, - "default_p_state": "UNDEFINED", - "executeBranchDelay": 1, - "executeMemoryCommitLimit": 1, - "do_quiesce": true, - "type": "MinorCPU", - "executeCycleInput": true, - "executeCommitLimit": 2, - "executeInputBufferSize": 7, - "icache_port": { - "peer": "system.cpu_cluster.cpus.icache.cpu_side", - "role": "MASTER" - }, - "p_state_clk_gate_bins": 20, - "socket_id": 0, - "progress_interval": 0, - "p_state_clk_gate_min": 1000, - "isa": [ - { - "pmu": null, - "id_isar1": 34677009, - "id_isar0": 34607377, - "id_isar3": 17899825, - "id_isar2": 555950401, - "id_isar5": 0, - "id_isar4": 268501314, - "cxx_class": "ArmISA::ISA", - "id_aa64mmfr1_el1": 0, - "vecRegRenameMode": "Full", - "system": "system", - "eventq_index": 0, - "type": "ArmISA", - "id_aa64dfr1_el1": 0, - "fpsid": 1090793632, - "id_mmfr0": 270536963, - "id_mmfr1": 0, - "id_mmfr2": 19070976, - "id_mmfr3": 34611729, - "id_aa64mmfr0_el1": 15728642, - "id_aa64dfr0_el1": 1052678, - "path": "system.cpu_cluster.cpus.isa", - "id_aa64isar0_el1": 0, - "decoderFlavour": "Generic", - "impdef_nop": false, - "name": "isa", - "id_aa64afr0_el1": 0, - "id_aa64isar1_el1": 0, - "id_aa64afr1_el1": 0, - "midr": 1091551472 - } - ], - "itb": { - "name": "itb", - "is_stage2": false, - "sys": "system", - "eventq_index": 0, - "cxx_class": "ArmISA::TLB", - "walker": { - "p_state_clk_gate_min": 1000, - "name": "walker", - "is_stage2": false, - "p_state_clk_gate_bins": 20, - "cxx_class": "ArmISA::TableWalker", - "clk_domain": "system.cpu_cluster.clk_domain", - "power_model": [], - "sys": "system", - "eventq_index": 0, - "default_p_state": "UNDEFINED", - "p_state_clk_gate_max": 1000000000000, - "path": "system.cpu_cluster.cpus.itb.walker", - "type": "ArmTableWalker", - "port": { - "peer": "system.cpu_cluster.cpus.itb_walker_cache.cpu_side", - "role": "MASTER" - }, - "num_squash_per_cycle": 2 - }, - "path": "system.cpu_cluster.cpus.itb", - "type": "ArmTLB", - "size": 256 - }, - "interrupts": [ - { - "eventq_index": 0, - "path": "system.cpu_cluster.cpus.interrupts", - "type": "ArmInterrupts", - "name": "interrupts", - "cxx_class": "ArmISA::Interrupts" - } - ], - "dcache_port": { - "peer": "system.cpu_cluster.cpus.dcache.cpu_side", - "role": "MASTER" - }, - "executeFuncUnits": { - "name": "executeFuncUnits", - "eventq_index": 0, - "cxx_class": "MinorFUPool", - "path": "system.cpu_cluster.cpus.executeFuncUnits", - "funcUnits": [ - { - "issueLat": 1, - "opLat": 3, - "name": "funcUnits0", - "cantForwardFromFUIndices": [], - "opClasses": { - "name": "opClasses", - "opClasses": [ - { - "opClass": "IntAlu", - "name": "opClasses", - "eventq_index": 0, - "cxx_class": "MinorOpClass", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.opClasses.opClasses", - "type": "MinorOpClass" - } - ], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.opClasses", - "type": "MinorOpClassSet" - }, - "eventq_index": 0, - "timings": [ - { - "extraAssumedLat": 0, - "description": "HPI_SSAT_USAT_no_shift_A1", - "srcRegsRelativeLats": [ - 0, - 0, - 0, - 2, - 0 - ], - "suppress": false, - "mask": 120521232368, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings00.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings00", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 111149072, - "name": "timings00" - }, - { - "extraAssumedLat": 0, - "description": "HPI_SSAT_USAT_shift_A1", - "srcRegsRelativeLats": [ - 0, - 0, - 0, - 1, - 0 - ], - "suppress": false, - "mask": 120521228336, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings01.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings01", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 111149072, - "name": "timings01" - }, - { - "extraAssumedLat": 0, - "description": "HPI_SSAT16_USAT16_A1", - "srcRegsRelativeLats": [ - 0, - 0, - 0, - 2, - 0 - ], - "suppress": false, - "mask": 120522277104, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings02.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings02", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 111149104, - "name": "timings02" - }, - { - "extraAssumedLat": 0, - "description": "HPI_QADD_QSUB_A1", - "srcRegsRelativeLats": [ - 0, - 0, - 0, - 1, - 1, - 0 - ], - "suppress": false, - "mask": 120524374256, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings03.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings03", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 16777296, - "name": "timings03" - }, - { - "extraAssumedLat": 0, - "description": "HPI_QADD_QSUB_T1", - "srcRegsRelativeLats": [ - 0, - 0, - 0, - 1, - 1, - 0 - ], - "suppress": false, - "mask": 124553064656, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings04.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings04", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 107281969280, - "name": "timings04" - }, - { - "extraAssumedLat": 0, - "description": "HPI_QADD_ETC_A1", - "srcRegsRelativeLats": [ - 0, - 0, - 0, - 1, - 1, - 0 - ], - "suppress": false, - "mask": 120522276880, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings05.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings05", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 102760464, - "name": "timings05" - }, - { - "extraAssumedLat": 0, - "description": "HPI_QASX_QSAX_UQASX_UQSAX_T1", - "srcRegsRelativeLats": [ - 0, - 0, - 0, - 1, - 1, - 0 - ], - "suppress": false, - "mask": 124548870320, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings06.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings06", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 107284066320, - "name": "timings06" - }, - { - "extraAssumedLat": 0, - "description": "HPI_QADD_ETC_T1", - "srcRegsRelativeLats": [ - 0, - 0, - 0, - 1, - 1, - 0 - ], - "suppress": false, - "mask": 124547821744, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings07.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings07", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 107281969168, - "name": "timings07" - }, - { - "extraAssumedLat": 0, - "description": "HPI_USUB_ETC_A1", - "srcRegsRelativeLats": [ - 0, - 0, - 0, - 2, - 2, - 0 - ], - "suppress": false, - "mask": 120520179824, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings08.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings08", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 101711984, - "name": "timings08" - }, - { - "extraAssumedLat": 0, - "description": "HPI_ADD_ETC_A1", - "srcRegsRelativeLats": [ - 0, - 0, - 0, - 2, - 2, - 0 - ], - "suppress": false, - "mask": 120520179824, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings09.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings09", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 101711888, - "name": "timings09" - }, - { - "extraAssumedLat": 0, - "description": "HPI_ADD_ETC_A1", - "srcRegsRelativeLats": [ - 0, - 0, - 0, - 2, - 2, - 0 - ], - "suppress": false, - "mask": 124552016016, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings10.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings10", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 107281969152, - "name": "timings10" - }, - { - "extraAssumedLat": 0, - "description": "HPI_QDADD_QSUB_A1", - "srcRegsRelativeLats": [ - 0, - 0, - 0, - 0, - 1, - 0 - ], - "suppress": false, - "mask": 120524374256, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings11.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings11", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 20971600, - "name": "timings11" - }, - { - "extraAssumedLat": 0, - "description": "HPI_QDADD_QDSUB_T1", - "srcRegsRelativeLats": [ - 0, - 0, - 0, - 0, - 1, - 0 - ], - "suppress": false, - "mask": 124553064656, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings12.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings12", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 107281969296, - "name": "timings12" - }, - { - "extraAssumedLat": 0, - "description": "HPI_SASX_SHASX_UASX_UHASX_A1", - "srcRegsRelativeLats": [ - 3, - 3, - 2, - 2, - 2, - 1, - 0 - ], - "suppress": false, - "mask": 120520179952, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings13.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings13", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 101711920, - "name": "timings13" - }, - { - "extraAssumedLat": 0, - "description": "HPI_SHSAX_SSAX_UHSAX_USAX_A1", - "srcRegsRelativeLats": [ - 3, - 3, - 2, - 2, - 2, - 1, - 0 - ], - "suppress": false, - "mask": 120520179952, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings14.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings14", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 101711952, - "name": "timings14" - }, - { - "extraAssumedLat": 0, - "description": "HPI_SXTB_SXTB16_SXTH_UXTB_UXTB16_UXTH_A1", - "srcRegsRelativeLats": [ - 0, - 0, - 0, - 2, - 0 - ], - "suppress": false, - "mask": 120520114416, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings15.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings15", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 110035056, - "name": "timings15" - }, - { - "extraAssumedLat": 0, - "description": "HPI_SXTAB_SXTAB16_SXTAH_UXTAB_UXTAB16_UXTAH_A1", - "srcRegsRelativeLats": [ - 0, - 0, - 0, - 1, - 2, - 0 - ], - "suppress": false, - "mask": 120519131376, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings16.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings16", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 109052016, - "name": "timings16" - }, - { - "extraAssumedLat": 0, - "description": "HPI_SXTAB_T1", - "srcRegsRelativeLats": [ - 0, - 0, - 0, - 1, - 2, - 0 - ], - "suppress": false, - "mask": 124553064576, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings17.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings17", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 107277774976, - "name": "timings17" - }, - { - "extraAssumedLat": 0, - "description": "HPI_SXTAB16_T1", - "srcRegsRelativeLats": [ - 0, - 0, - 0, - 1, - 2, - 0 - ], - "suppress": false, - "mask": 124553064576, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings18.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings18", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 107275677824, - "name": "timings18" - }, - { - "extraAssumedLat": 0, - "description": "HPI_SXTAH_T1", - "srcRegsRelativeLats": [ - 0, - 0, - 0, - 1, - 2, - 0 - ], - "suppress": false, - "mask": 124553064576, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings19.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings19", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 107273580672, - "name": "timings19" - }, - { - "extraAssumedLat": 0, - "description": "HPI_SXTB_T2", - "srcRegsRelativeLats": [ - 0, - 0, - 0, - 1, - 2, - 0 - ], - "suppress": false, - "mask": 124554047616, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings20.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings20", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 107278758016, - "name": "timings20" - }, - { - "extraAssumedLat": 0, - "description": "HPI_SXTB16_T1", - "srcRegsRelativeLats": [ - 0, - 0, - 0, - 1, - 2, - 0 - ], - "suppress": false, - "mask": 124554047616, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings21.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings21", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 107276660864, - "name": "timings21" - }, - { - "extraAssumedLat": 0, - "description": "HPI_SXTH_T2", - "srcRegsRelativeLats": [ - 0, - 0, - 0, - 1, - 2, - 0 - ], - "suppress": false, - "mask": 124554047616, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings22.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings22", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 107274563712, - "name": "timings22" - }, - { - "extraAssumedLat": 0, - "description": "HPI_PKH_A1", - "srcRegsRelativeLats": [ - 0, - 0, - 0, - 2, - 1, - 0 - ], - "suppress": false, - "mask": 120526471216, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings23.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings23", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 109051920, - "name": "timings23" - }, - { - "extraAssumedLat": 0, - "description": "HPI_PKH_T1", - "srcRegsRelativeLats": [ - 0, - 0, - 0, - 2, - 1, - 0 - ], - "suppress": false, - "mask": 124551954432, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings24.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings24", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 107017666560, - "name": "timings24" - }, - { - "extraAssumedLat": 0, - "description": "HPI_SBFX_UBFX_A1", - "srcRegsRelativeLats": [ - 0, - 0, - 0, - 1, - 0 - ], - "suppress": false, - "mask": 120521228400, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings25.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings25", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 127926352, - "name": "timings25" - }, - { - "extraAssumedLat": 0, - "description": "HPI_SEL_A1", - "srcRegsRelativeLats": [ - 0, - 0, - 0, - 0, - 2, - 2, - 0 - ], - "suppress": false, - "mask": 120526471408, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings26.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings26", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 109052080, - "name": "timings26" - }, - { - "extraAssumedLat": 0, - "description": "HPI_RBIT_A1", - "srcRegsRelativeLats": [ - 0, - 0, - 0, - 1, - 0 - ], - "suppress": false, - "mask": 120526471408, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings27.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings27", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 116391984, - "name": "timings27" - }, - { - "extraAssumedLat": 0, - "description": "HPI_REV_REV16_A1", - "srcRegsRelativeLats": [ - 0, - 0, - 0, - 1, - 0 - ], - "suppress": false, - "mask": 120526471280, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings28.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings28", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 112197680, - "name": "timings28" - }, - { - "extraAssumedLat": 0, - "description": "HPI_REVSH_A1", - "srcRegsRelativeLats": [ - 0, - 0, - 0, - 1, - 0 - ], - "suppress": false, - "mask": 120526471408, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings29.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings29", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 116392112, - "name": "timings29" - }, - { - "extraAssumedLat": 0, - "description": "HPI_USAD8_USADA8_A1", - "srcRegsRelativeLats": [ - 0, - 0, - 0, - 0, - 0, - 2, - 0 - ], - "suppress": false, - "mask": 120526471408, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings30.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings30", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 125829136, - "name": "timings30" - }, - { - "extraAssumedLat": 0, - "description": "HPI_BFI_A1", - "srcRegsRelativeLats": [ - 0, - 0, - 0, - 1, - 1, - 0 - ], - "suppress": false, - "mask": 120525422704, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings31.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings31", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 130023440, - "name": "timings31" - }, - { - "extraAssumedLat": 0, - "description": "HPI_BFI_T1", - "srcRegsRelativeLats": [ - 0, - 0, - 0, - 1, - 1, - 0 - ], - "suppress": false, - "mask": 124485926912, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings32.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings32", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 107162370048, - "name": "timings32" - }, - { - "extraAssumedLat": 0, - "description": "HPI_CMN_register_A1", - "srcRegsRelativeLats": [ - 3, - 3, - 3, - 2, - 2, - 3, - 3, - 3, - 0 - ], - "suppress": false, - "mask": 120526471184, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings33.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings33", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 24117248, - "name": "timings33" - }, - { - "extraAssumedLat": 0, - "description": "HPI_CMN_immediate_A1", - "srcRegsRelativeLats": [ - 3, - 3, - 3, - 2, - 2, - 3, - 3, - 3, - 0 - ], - "suppress": false, - "mask": 120526471168, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings34.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings34", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 57671680, - "name": "timings34" - }, - { - "extraAssumedLat": 0, - "description": "HPI_CMP_register_A1", - "srcRegsRelativeLats": [ - 3, - 3, - 3, - 2, - 2, - 3, - 3, - 3, - 0 - ], - "suppress": false, - "mask": 120526471184, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings35.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings35", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 22020096, - "name": "timings35" - }, - { - "extraAssumedLat": 0, - "description": "HPI_CMP_immediate_A1", - "srcRegsRelativeLats": [ - 3, - 3, - 3, - 2, - 2, - 3, - 3, - 3, - 0 - ], - "suppress": false, - "mask": 120526471168, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings36.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings36", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 55574528, - "name": "timings36" - }, - { - "extraAssumedLat": 0, - "description": "HPI_DataProcessingNoShift", - "srcRegsRelativeLats": [ - 3, - 3, - 2, - 2, - 2, - 1, - 0 - ], - "suppress": false, - "mask": 120493969296, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings37.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings37", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 0, - "name": "timings37" - }, - { - "extraAssumedLat": 0, - "description": "HPI_DataProcessingMovShiftr", - "srcRegsRelativeLats": [ - 3, - 3, - 2, - 2, - 2, - 1, - 0 - ], - "suppress": false, - "mask": 120525422608, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings38.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings38", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 27262992, - "name": "timings38" - }, - { - "extraAssumedLat": 0, - "description": "HPI_DataProcessingMayShift", - "srcRegsRelativeLats": [ - 3, - 3, - 2, - 2, - 1, - 1, - 0 - ], - "suppress": false, - "mask": 120493965312, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings39.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings39", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 0, - "name": "timings39" - }, - { - "extraAssumedLat": 0, - "description": "HPI_Cxxx_A64", - "srcRegsRelativeLats": [ - 3, - 3, - 3, - 2, - 2 - ], - "suppress": false, - "mask": 121330731008, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings40.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings40", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 17624465408, - "name": "timings40" - }, - { - "extraAssumedLat": 0, - "description": "HPI_DefaultA64Int", - "srcRegsRelativeLats": [ - 2, - 2, - 2, - 0 - ], - "suppress": false, - "mask": 17179869184, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings41.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings41", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 17179869184, - "name": "timings41" - }, - { - "extraAssumedLat": 0, - "description": "HPI_DefaultInt", - "srcRegsRelativeLats": [ - 3, - 3, - 2, - 2, - 2, - 1, - 0 - ], - "suppress": false, - "mask": 17179869184, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings42.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits0.timings42", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 0, - "name": "timings42" - } - ], - "cxx_class": "MinorFU", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits0", - "type": "MinorFU" - }, - { - "issueLat": 1, - "opLat": 3, - "name": "funcUnits1", - "cantForwardFromFUIndices": [], - "opClasses": { - "name": "opClasses", - "opClasses": [ - { - "opClass": "IntAlu", - "name": "opClasses", - "eventq_index": 0, - "cxx_class": "MinorOpClass", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.opClasses.opClasses", - "type": "MinorOpClass" - } - ], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.opClasses", - "type": "MinorOpClassSet" - }, - "eventq_index": 0, - "timings": [ - { - "extraAssumedLat": 0, - "description": "HPI_SSAT_USAT_no_shift_A1", - "srcRegsRelativeLats": [ - 0, - 0, - 0, - 2, - 0 - ], - "suppress": false, - "mask": 120521232368, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings00.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings00", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 111149072, - "name": "timings00" - }, - { - "extraAssumedLat": 0, - "description": "HPI_SSAT_USAT_shift_A1", - "srcRegsRelativeLats": [ - 0, - 0, - 0, - 1, - 0 - ], - "suppress": false, - "mask": 120521228336, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings01.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings01", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 111149072, - "name": "timings01" - }, - { - "extraAssumedLat": 0, - "description": "HPI_SSAT16_USAT16_A1", - "srcRegsRelativeLats": [ - 0, - 0, - 0, - 2, - 0 - ], - "suppress": false, - "mask": 120522277104, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings02.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings02", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 111149104, - "name": "timings02" - }, - { - "extraAssumedLat": 0, - "description": "HPI_QADD_QSUB_A1", - "srcRegsRelativeLats": [ - 0, - 0, - 0, - 1, - 1, - 0 - ], - "suppress": false, - "mask": 120524374256, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings03.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings03", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 16777296, - "name": "timings03" - }, - { - "extraAssumedLat": 0, - "description": "HPI_QADD_QSUB_T1", - "srcRegsRelativeLats": [ - 0, - 0, - 0, - 1, - 1, - 0 - ], - "suppress": false, - "mask": 124553064656, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings04.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings04", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 107281969280, - "name": "timings04" - }, - { - "extraAssumedLat": 0, - "description": "HPI_QADD_ETC_A1", - "srcRegsRelativeLats": [ - 0, - 0, - 0, - 1, - 1, - 0 - ], - "suppress": false, - "mask": 120522276880, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings05.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings05", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 102760464, - "name": "timings05" - }, - { - "extraAssumedLat": 0, - "description": "HPI_QASX_QSAX_UQASX_UQSAX_T1", - "srcRegsRelativeLats": [ - 0, - 0, - 0, - 1, - 1, - 0 - ], - "suppress": false, - "mask": 124548870320, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings06.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings06", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 107284066320, - "name": "timings06" - }, - { - "extraAssumedLat": 0, - "description": "HPI_QADD_ETC_T1", - "srcRegsRelativeLats": [ - 0, - 0, - 0, - 1, - 1, - 0 - ], - "suppress": false, - "mask": 124547821744, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings07.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings07", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 107281969168, - "name": "timings07" - }, - { - "extraAssumedLat": 0, - "description": "HPI_USUB_ETC_A1", - "srcRegsRelativeLats": [ - 0, - 0, - 0, - 2, - 2, - 0 - ], - "suppress": false, - "mask": 120520179824, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings08.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings08", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 101711984, - "name": "timings08" - }, - { - "extraAssumedLat": 0, - "description": "HPI_ADD_ETC_A1", - "srcRegsRelativeLats": [ - 0, - 0, - 0, - 2, - 2, - 0 - ], - "suppress": false, - "mask": 120520179824, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings09.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings09", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 101711888, - "name": "timings09" - }, - { - "extraAssumedLat": 0, - "description": "HPI_ADD_ETC_A1", - "srcRegsRelativeLats": [ - 0, - 0, - 0, - 2, - 2, - 0 - ], - "suppress": false, - "mask": 124552016016, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings10.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings10", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 107281969152, - "name": "timings10" - }, - { - "extraAssumedLat": 0, - "description": "HPI_QDADD_QSUB_A1", - "srcRegsRelativeLats": [ - 0, - 0, - 0, - 0, - 1, - 0 - ], - "suppress": false, - "mask": 120524374256, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings11.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings11", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 20971600, - "name": "timings11" - }, - { - "extraAssumedLat": 0, - "description": "HPI_QDADD_QDSUB_T1", - "srcRegsRelativeLats": [ - 0, - 0, - 0, - 0, - 1, - 0 - ], - "suppress": false, - "mask": 124553064656, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings12.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings12", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 107281969296, - "name": "timings12" - }, - { - "extraAssumedLat": 0, - "description": "HPI_SASX_SHASX_UASX_UHASX_A1", - "srcRegsRelativeLats": [ - 3, - 3, - 2, - 2, - 2, - 1, - 0 - ], - "suppress": false, - "mask": 120520179952, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings13.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings13", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 101711920, - "name": "timings13" - }, - { - "extraAssumedLat": 0, - "description": "HPI_SHSAX_SSAX_UHSAX_USAX_A1", - "srcRegsRelativeLats": [ - 3, - 3, - 2, - 2, - 2, - 1, - 0 - ], - "suppress": false, - "mask": 120520179952, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings14.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings14", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 101711952, - "name": "timings14" - }, - { - "extraAssumedLat": 0, - "description": "HPI_SXTB_SXTB16_SXTH_UXTB_UXTB16_UXTH_A1", - "srcRegsRelativeLats": [ - 0, - 0, - 0, - 2, - 0 - ], - "suppress": false, - "mask": 120520114416, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings15.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings15", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 110035056, - "name": "timings15" - }, - { - "extraAssumedLat": 0, - "description": "HPI_SXTAB_SXTAB16_SXTAH_UXTAB_UXTAB16_UXTAH_A1", - "srcRegsRelativeLats": [ - 0, - 0, - 0, - 1, - 2, - 0 - ], - "suppress": false, - "mask": 120519131376, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings16.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings16", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 109052016, - "name": "timings16" - }, - { - "extraAssumedLat": 0, - "description": "HPI_SXTAB_T1", - "srcRegsRelativeLats": [ - 0, - 0, - 0, - 1, - 2, - 0 - ], - "suppress": false, - "mask": 124553064576, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings17.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings17", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 107277774976, - "name": "timings17" - }, - { - "extraAssumedLat": 0, - "description": "HPI_SXTAB16_T1", - "srcRegsRelativeLats": [ - 0, - 0, - 0, - 1, - 2, - 0 - ], - "suppress": false, - "mask": 124553064576, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings18.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings18", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 107275677824, - "name": "timings18" - }, - { - "extraAssumedLat": 0, - "description": "HPI_SXTAH_T1", - "srcRegsRelativeLats": [ - 0, - 0, - 0, - 1, - 2, - 0 - ], - "suppress": false, - "mask": 124553064576, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings19.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings19", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 107273580672, - "name": "timings19" - }, - { - "extraAssumedLat": 0, - "description": "HPI_SXTB_T2", - "srcRegsRelativeLats": [ - 0, - 0, - 0, - 1, - 2, - 0 - ], - "suppress": false, - "mask": 124554047616, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings20.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings20", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 107278758016, - "name": "timings20" - }, - { - "extraAssumedLat": 0, - "description": "HPI_SXTB16_T1", - "srcRegsRelativeLats": [ - 0, - 0, - 0, - 1, - 2, - 0 - ], - "suppress": false, - "mask": 124554047616, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings21.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings21", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 107276660864, - "name": "timings21" - }, - { - "extraAssumedLat": 0, - "description": "HPI_SXTH_T2", - "srcRegsRelativeLats": [ - 0, - 0, - 0, - 1, - 2, - 0 - ], - "suppress": false, - "mask": 124554047616, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings22.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings22", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 107274563712, - "name": "timings22" - }, - { - "extraAssumedLat": 0, - "description": "HPI_PKH_A1", - "srcRegsRelativeLats": [ - 0, - 0, - 0, - 2, - 1, - 0 - ], - "suppress": false, - "mask": 120526471216, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings23.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings23", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 109051920, - "name": "timings23" - }, - { - "extraAssumedLat": 0, - "description": "HPI_PKH_T1", - "srcRegsRelativeLats": [ - 0, - 0, - 0, - 2, - 1, - 0 - ], - "suppress": false, - "mask": 124551954432, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings24.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings24", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 107017666560, - "name": "timings24" - }, - { - "extraAssumedLat": 0, - "description": "HPI_SBFX_UBFX_A1", - "srcRegsRelativeLats": [ - 0, - 0, - 0, - 1, - 0 - ], - "suppress": false, - "mask": 120521228400, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings25.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings25", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 127926352, - "name": "timings25" - }, - { - "extraAssumedLat": 0, - "description": "HPI_SEL_A1_Suppress", - "srcRegsRelativeLats": [], - "suppress": true, - "mask": 120526471408, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings26.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings26", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 109052080, - "name": "timings26" - }, - { - "extraAssumedLat": 0, - "description": "HPI_RBIT_A1", - "srcRegsRelativeLats": [ - 0, - 0, - 0, - 1, - 0 - ], - "suppress": false, - "mask": 120526471408, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings27.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings27", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 116391984, - "name": "timings27" - }, - { - "extraAssumedLat": 0, - "description": "HPI_REV_REV16_A1", - "srcRegsRelativeLats": [ - 0, - 0, - 0, - 1, - 0 - ], - "suppress": false, - "mask": 120526471280, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings28.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings28", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 112197680, - "name": "timings28" - }, - { - "extraAssumedLat": 0, - "description": "HPI_REVSH_A1", - "srcRegsRelativeLats": [ - 0, - 0, - 0, - 1, - 0 - ], - "suppress": false, - "mask": 120526471408, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings29.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings29", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 116392112, - "name": "timings29" - }, - { - "extraAssumedLat": 0, - "description": "HPI_USAD8_USADA8_A1_Suppress", - "srcRegsRelativeLats": [], - "suppress": true, - "mask": 120526471408, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings30.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings30", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 125829136, - "name": "timings30" - }, - { - "extraAssumedLat": 0, - "description": "HPI_BFI_A1", - "srcRegsRelativeLats": [ - 0, - 0, - 0, - 1, - 1, - 0 - ], - "suppress": false, - "mask": 120525422704, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings31.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings31", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 130023440, - "name": "timings31" - }, - { - "extraAssumedLat": 0, - "description": "HPI_BFI_T1", - "srcRegsRelativeLats": [ - 0, - 0, - 0, - 1, - 1, - 0 - ], - "suppress": false, - "mask": 124485926912, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings32.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings32", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 107162370048, - "name": "timings32" - }, - { - "extraAssumedLat": 0, - "description": "HPI_CMN_register_A1", - "srcRegsRelativeLats": [ - 3, - 3, - 3, - 2, - 2, - 3, - 3, - 3, - 0 - ], - "suppress": false, - "mask": 120526471184, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings33.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings33", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 24117248, - "name": "timings33" - }, - { - "extraAssumedLat": 0, - "description": "HPI_CMN_immediate_A1", - "srcRegsRelativeLats": [ - 3, - 3, - 3, - 2, - 2, - 3, - 3, - 3, - 0 - ], - "suppress": false, - "mask": 120526471168, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings34.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings34", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 57671680, - "name": "timings34" - }, - { - "extraAssumedLat": 0, - "description": "HPI_CMP_register_A1", - "srcRegsRelativeLats": [ - 3, - 3, - 3, - 2, - 2, - 3, - 3, - 3, - 0 - ], - "suppress": false, - "mask": 120526471184, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings35.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings35", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 22020096, - "name": "timings35" - }, - { - "extraAssumedLat": 0, - "description": "HPI_CMP_immediate_A1", - "srcRegsRelativeLats": [ - 3, - 3, - 3, - 2, - 2, - 3, - 3, - 3, - 0 - ], - "suppress": false, - "mask": 120526471168, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings36.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings36", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 55574528, - "name": "timings36" - }, - { - "extraAssumedLat": 0, - "description": "HPI_DataProcessingNoShift", - "srcRegsRelativeLats": [ - 3, - 3, - 2, - 2, - 2, - 1, - 0 - ], - "suppress": false, - "mask": 120493969296, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings37.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings37", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 0, - "name": "timings37" - }, - { - "extraAssumedLat": 0, - "description": "HPI_DataProcessingAllowShifti", - "srcRegsRelativeLats": [ - 3, - 3, - 2, - 2, - 1, - 1, - 0 - ], - "suppress": false, - "mask": 120493965328, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings38.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings38", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 0, - "name": "timings38" - }, - { - "extraAssumedLat": 0, - "description": "HPI_CLZ_A1", - "srcRegsRelativeLats": [ - 3, - 3, - 2, - 2, - 2, - 1, - 0 - ], - "suppress": false, - "mask": 120526471408, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings39.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings39", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 23068688, - "name": "timings39" - }, - { - "extraAssumedLat": 0, - "description": "HPI_CLZ_T1", - "srcRegsRelativeLats": [ - 3, - 3, - 2, - 2, - 2, - 1, - 0 - ], - "suppress": false, - "mask": 124553064688, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings40.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings40", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 107285115008, - "name": "timings40" - }, - { - "extraAssumedLat": 0, - "description": "HPI_DataProcessingSuppressShift", - "srcRegsRelativeLats": [], - "suppress": true, - "mask": 120493965312, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings41.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings41", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 0, - "name": "timings41" - }, - { - "extraAssumedLat": 0, - "description": "HPI_Cxxx_A64", - "srcRegsRelativeLats": [ - 3, - 3, - 3, - 2, - 2 - ], - "suppress": false, - "mask": 121330731008, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings42.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings42", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 17624465408, - "name": "timings42" - }, - { - "extraAssumedLat": 0, - "description": "HPI_DefaultA64Int", - "srcRegsRelativeLats": [ - 2, - 2, - 2, - 0 - ], - "suppress": false, - "mask": 17179869184, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings43.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings43", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 17179869184, - "name": "timings43" - }, - { - "extraAssumedLat": 0, - "description": "HPI_DefaultInt", - "srcRegsRelativeLats": [ - 3, - 3, - 2, - 2, - 2, - 1, - 0 - ], - "suppress": false, - "mask": 17179869184, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings44.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits1.timings44", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 0, - "name": "timings44" - } - ], - "cxx_class": "MinorFU", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits1", - "type": "MinorFU" - }, - { - "issueLat": 1, - "opLat": 3, - "name": "funcUnits2", - "cantForwardFromFUIndices": [ - 0, - 1, - 5 - ], - "opClasses": { - "name": "opClasses", - "opClasses": [ - { - "opClass": "IntMult", - "name": "opClasses", - "eventq_index": 0, - "cxx_class": "MinorOpClass", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits2.opClasses.opClasses", - "type": "MinorOpClass" - } - ], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits2.opClasses", - "type": "MinorOpClassSet" - }, - "eventq_index": 0, - "timings": [ - { - "extraAssumedLat": 0, - "description": "HPI_MLA_A1", - "srcRegsRelativeLats": [ - 0, - 0, - 0, - 0, - 0, - 2, - 0 - ], - "suppress": false, - "mask": 120525422832, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits2.timings00.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits2.timings00", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 2097296, - "name": "timings00" - }, - { - "extraAssumedLat": 0, - "description": "HPI_MLA_T1", - "srcRegsRelativeLats": [ - 0, - 0, - 0, - 0, - 0, - 2, - 0 - ], - "suppress": false, - "mask": 124553003248, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits2.timings01.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits2.timings01", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 107290296320, - "name": "timings01" - }, - { - "extraAssumedLat": 0, - "description": "HPI_MLS_A1", - "srcRegsRelativeLats": [ - 0, - 0, - 0, - 2, - 0, - 0, - 0 - ], - "suppress": false, - "mask": 120526471408, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits2.timings02.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits2.timings02", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 6291600, - "name": "timings02" - }, - { - "extraAssumedLat": 0, - "description": "HPI_MLS_T1", - "srcRegsRelativeLats": [ - 0, - 0, - 0, - 2, - 0, - 0, - 0 - ], - "suppress": false, - "mask": 124553003248, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits2.timings03.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits2.timings03", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 107290296336, - "name": "timings03" - }, - { - "extraAssumedLat": 0, - "description": "HPI_SMLABB_A1", - "srcRegsRelativeLats": [ - 0, - 0, - 0, - 0, - 0, - 2, - 0 - ], - "suppress": false, - "mask": 120526471312, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits2.timings04.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits2.timings04", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 16777344, - "name": "timings04" - }, - { - "extraAssumedLat": 0, - "description": "HPI_SMLABB_T1", - "srcRegsRelativeLats": [ - 0, - 0, - 0, - 0, - 0, - 2, - 0 - ], - "suppress": false, - "mask": 124553003200, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits2.timings05.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits2.timings05", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 107291344896, - "name": "timings05" - }, - { - "extraAssumedLat": 0, - "description": "HPI_SMLAWB_A1", - "srcRegsRelativeLats": [ - 0, - 0, - 0, - 0, - 0, - 2, - 0 - ], - "suppress": false, - "mask": 120526471344, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits2.timings06.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits2.timings06", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 18874496, - "name": "timings06" - }, - { - "extraAssumedLat": 0, - "description": "HPI_SMLAWB_T1", - "srcRegsRelativeLats": [ - 0, - 0, - 0, - 0, - 0, - 2, - 0 - ], - "suppress": false, - "mask": 124553003232, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits2.timings07.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits2.timings07", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 107293442048, - "name": "timings07" - }, - { - "extraAssumedLat": 0, - "description": "HPI_SMLAD_A1", - "srcRegsRelativeLats": [ - 0, - 0, - 0, - 0, - 0, - 2, - 0 - ], - "suppress": false, - "mask": 120526471376, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits2.timings08.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits2.timings08", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 117440528, - "name": "timings08" - }, - { - "extraAssumedLat": 0, - "description": "HPI_SMLAD_T1", - "srcRegsRelativeLats": [ - 0, - 0, - 0, - 0, - 0, - 2, - 0 - ], - "suppress": false, - "mask": 124553003232, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits2.timings09.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits2.timings09", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 107292393472, - "name": "timings09" - }, - { - "extraAssumedLat": 0, - "description": "HPI_SMMUL_A1", - "srcRegsRelativeLats": [ - 0, - 0, - 0, - 0, - 0, - 0 - ], - "suppress": false, - "mask": 120526532816, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits2.timings10.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits2.timings10", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 122744848, - "name": "timings10" - }, - { - "extraAssumedLat": 0, - "description": "HPI_SMMUL_T1", - "srcRegsRelativeLats": [ - 0, - 0, - 0, - 0, - 0, - 0 - ], - "suppress": false, - "mask": 124553064672, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits2.timings11.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits2.timings11", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 107295600640, - "name": "timings11" - }, - { - "extraAssumedLat": 0, - "description": "HPI_SMMLA_A1", - "srcRegsRelativeLats": [ - 0, - 0, - 0, - 2, - 0, - 0, - 0 - ], - "suppress": false, - "mask": 120526471376, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits2.timings12.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits2.timings12", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 122683408, - "name": "timings12" - }, - { - "extraAssumedLat": 0, - "description": "HPI_SMMLA_T1", - "srcRegsRelativeLats": [ - 0, - 0, - 0, - 2, - 0, - 0, - 0 - ], - "suppress": false, - "mask": 124553003232, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits2.timings13.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits2.timings13", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 107295539200, - "name": "timings13" - }, - { - "extraAssumedLat": 0, - "description": "HPI_SMMLS_A1", - "srcRegsRelativeLats": [ - 0, - 0, - 0, - 2, - 0, - 0, - 0 - ], - "suppress": false, - "mask": 120526471376, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits2.timings14.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits2.timings14", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 122683600, - "name": "timings14" - }, - { - "extraAssumedLat": 0, - "description": "HPI_SMMLS_T1", - "srcRegsRelativeLats": [ - 0, - 0, - 0, - 2, - 0, - 0, - 0 - ], - "suppress": false, - "mask": 124553003232, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits2.timings15.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits2.timings15", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 107296587776, - "name": "timings15" - }, - { - "extraAssumedLat": 0, - "description": "HPI_UMAAL_A1", - "srcRegsRelativeLats": [ - 0, - 0, - 0, - 0, - 0, - 0, - 0, - 0 - ], - "suppress": false, - "mask": 120526471408, - "extraCommitLat": 1, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits2.timings16.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits2.timings16", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 4194448, - "name": "timings16" - }, - { - "extraAssumedLat": 0, - "description": "HPI_UMAAL_T1", - "srcRegsRelativeLats": [ - 0, - 0, - 0, - 0, - 0, - 0, - 0, - 0 - ], - "suppress": false, - "mask": 124553003248, - "extraCommitLat": 1, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits2.timings17.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits2.timings17", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 107304976480, - "name": "timings17" - }, - { - "extraAssumedLat": 0, - "description": "HPI_MADD_A64", - "srcRegsRelativeLats": [ - 1, - 1, - 1, - 0 - ], - "suppress": false, - "mask": 122404503552, - "extraCommitLat": 1, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits2.timings18.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits2.timings18", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 17632854016, - "name": "timings18" - }, - { - "extraAssumedLat": 0, - "description": "HPI_DefaultA64Mul", - "srcRegsRelativeLats": [ - 0, - 0, - 0, - 0 - ], - "suppress": false, - "mask": 17179869184, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits2.timings19.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits2.timings19", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 17179869184, - "name": "timings19" - }, - { - "extraAssumedLat": 0, - "description": "HPI_DefaultMul", - "srcRegsRelativeLats": [ - 0, - 0, - 0, - 0, - 0, - 0, - 0 - ], - "suppress": false, - "mask": 17179869184, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits2.timings20.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits2.timings20", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 0, - "name": "timings20" - } - ], - "cxx_class": "MinorFU", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits2", - "type": "MinorFU" - }, - { - "issueLat": 3, - "opLat": 3, - "name": "funcUnits3", - "cantForwardFromFUIndices": [], - "opClasses": { - "name": "opClasses", - "opClasses": [ - { - "opClass": "IntDiv", - "name": "opClasses", - "eventq_index": 0, - "cxx_class": "MinorOpClass", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.opClasses.opClasses", - "type": "MinorOpClass" - } - ], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.opClasses", - "type": "MinorOpClassSet" - }, - "eventq_index": 0, - "timings": [ - { - "extraAssumedLat": 0, - "description": "HPI_SDIV_A1", - "srcRegsRelativeLats": [], - "suppress": false, - "mask": 120526471408, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0", - "extraCommitLatExpr": { - "name": "extraCommitLatExpr", - "expr": { - "right": { - "name": "right", - "cond": { - "right": { - "name": "right", - "value": 0, - "eventq_index": 0, - "cxx_class": "TimingExprLiteral", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.expr.right.cond.right", - "type": "TimingExprLiteral" - }, - "name": "cond", - "eventq_index": 0, - "cxx_class": "TimingExprBin", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.expr.right.cond", - "op": "timingExprEqual", - "type": "TimingExprBin", - "left": { - "index": 1, - "name": "left", - "eventq_index": 0, - "cxx_class": "TimingExprRef", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.expr.right.cond.left", - "type": "TimingExprRef" - } - }, - "falseExpr": { - "right": { - "name": "right", - "value": 4, - "eventq_index": 0, - "cxx_class": "TimingExprLiteral", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.expr.right.falseExpr.right", - "type": "TimingExprLiteral" - }, - "name": "falseExpr", - "eventq_index": 0, - "cxx_class": "TimingExprBin", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.expr.right.falseExpr", - "op": "timingExprUDiv", - "type": "TimingExprBin", - "left": { - "index": 6, - "name": "left", - "eventq_index": 0, - "cxx_class": "TimingExprRef", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.expr.right.falseExpr.left", - "type": "TimingExprRef" - } - }, - "eventq_index": 0, - "cxx_class": "TimingExprIf", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.expr.right", - "type": "TimingExprIf", - "trueExpr": { - "name": "trueExpr", - "value": 0, - "eventq_index": 0, - "cxx_class": "TimingExprLiteral", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.expr.right.trueExpr", - "type": "TimingExprLiteral" - } - }, - "name": "expr", - "eventq_index": 0, - "cxx_class": "TimingExprBin", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.expr", - "op": "timingExprAdd", - "type": "TimingExprBin", - "left": { - "index": 4, - "name": "left", - "eventq_index": 0, - "cxx_class": "TimingExprRef", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.expr.left", - "type": "TimingExprRef" - } - }, - "eventq_index": 0, - "cxx_class": "TimingExprLet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr", - "type": "TimingExprLet", - "defns": [ - { - "name": "defns0", - "cxx_class": "TimingExprUn", - "eventq_index": 0, - "arg": { - "name": "arg", - "eventq_index": 0, - "cxx_class": "TimingExprReadIntReg", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns0.arg", - "type": "TimingExprReadIntReg", - "reg": { - "index": 4, - "name": "reg", - "eventq_index": 0, - "cxx_class": "TimingExprSrcReg", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns0.arg.reg", - "type": "TimingExprSrcReg" - } - }, - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns0", - "type": "TimingExprUn", - "op": "timingExprSignExtend32To64" - }, - { - "name": "defns1", - "cxx_class": "TimingExprUn", - "eventq_index": 0, - "arg": { - "name": "arg", - "eventq_index": 0, - "cxx_class": "TimingExprReadIntReg", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns1.arg", - "type": "TimingExprReadIntReg", - "reg": { - "index": 3, - "name": "reg", - "eventq_index": 0, - "cxx_class": "TimingExprSrcReg", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns1.arg.reg", - "type": "TimingExprSrcReg" - } - }, - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns1", - "type": "TimingExprUn", - "op": "timingExprSignExtend32To64" - }, - { - "right": { - "right": { - "name": "right", - "value": 0, - "eventq_index": 0, - "cxx_class": "TimingExprLiteral", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns2.right.right", - "type": "TimingExprLiteral" - }, - "name": "right", - "eventq_index": 0, - "cxx_class": "TimingExprBin", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns2.right", - "op": "timingExprSLessThan", - "type": "TimingExprBin", - "left": { - "index": 1, - "name": "left", - "eventq_index": 0, - "cxx_class": "TimingExprRef", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns2.right.left", - "type": "TimingExprRef" - } - }, - "name": "defns2", - "eventq_index": 0, - "cxx_class": "TimingExprBin", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns2", - "op": "timingExprOr", - "type": "TimingExprBin", - "left": { - "right": { - "name": "right", - "value": 0, - "eventq_index": 0, - "cxx_class": "TimingExprLiteral", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns2.left.right", - "type": "TimingExprLiteral" - }, - "name": "left", - "eventq_index": 0, - "cxx_class": "TimingExprBin", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns2.left", - "op": "timingExprSLessThan", - "type": "TimingExprBin", - "left": { - "index": 0, - "name": "left", - "eventq_index": 0, - "cxx_class": "TimingExprRef", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns2.left.left", - "type": "TimingExprRef" - } - } - }, - { - "name": "defns3", - "cxx_class": "TimingExprUn", - "eventq_index": 0, - "arg": { - "name": "arg", - "cxx_class": "TimingExprUn", - "eventq_index": 0, - "arg": { - "index": 0, - "name": "arg", - "eventq_index": 0, - "cxx_class": "TimingExprRef", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns3.arg.arg", - "type": "TimingExprRef" - }, - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns3.arg", - "type": "TimingExprUn", - "op": "timingExprAbs" - }, - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns3", - "type": "TimingExprUn", - "op": "timingExprSizeInBits" - }, - { - "name": "defns4", - "cond": { - "index": 2, - "name": "cond", - "eventq_index": 0, - "cxx_class": "TimingExprRef", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns4.cond", - "type": "TimingExprRef" - }, - "falseExpr": { - "name": "falseExpr", - "value": 0, - "eventq_index": 0, - "cxx_class": "TimingExprLiteral", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns4.falseExpr", - "type": "TimingExprLiteral" - }, - "eventq_index": 0, - "cxx_class": "TimingExprIf", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns4", - "type": "TimingExprIf", - "trueExpr": { - "name": "trueExpr", - "value": 1, - "eventq_index": 0, - "cxx_class": "TimingExprLiteral", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns4.trueExpr", - "type": "TimingExprLiteral" - } - }, - { - "name": "defns5", - "cxx_class": "TimingExprUn", - "eventq_index": 0, - "arg": { - "right": { - "name": "right", - "cond": { - "index": 2, - "name": "cond", - "eventq_index": 0, - "cxx_class": "TimingExprRef", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns5.arg.right.cond", - "type": "TimingExprRef" - }, - "falseExpr": { - "name": "falseExpr", - "value": 2, - "eventq_index": 0, - "cxx_class": "TimingExprLiteral", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns5.arg.right.falseExpr", - "type": "TimingExprLiteral" - }, - "eventq_index": 0, - "cxx_class": "TimingExprIf", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns5.arg.right", - "type": "TimingExprIf", - "trueExpr": { - "name": "trueExpr", - "value": 4, - "eventq_index": 0, - "cxx_class": "TimingExprLiteral", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns5.arg.right.trueExpr", - "type": "TimingExprLiteral" - } - }, - "name": "arg", - "eventq_index": 0, - "cxx_class": "TimingExprBin", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns5.arg", - "op": "timingExprUDiv", - "type": "TimingExprBin", - "left": { - "name": "left", - "cxx_class": "TimingExprUn", - "eventq_index": 0, - "arg": { - "index": 1, - "name": "arg", - "eventq_index": 0, - "cxx_class": "TimingExprRef", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns5.arg.left.arg", - "type": "TimingExprRef" - }, - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns5.arg.left", - "type": "TimingExprUn", - "op": "timingExprAbs" - } - }, - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns5", - "type": "TimingExprUn", - "op": "timingExprSizeInBits" - }, - { - "name": "defns6", - "cond": { - "right": { - "index": 5, - "name": "right", - "eventq_index": 0, - "cxx_class": "TimingExprRef", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns6.cond.right", - "type": "TimingExprRef" - }, - "name": "cond", - "eventq_index": 0, - "cxx_class": "TimingExprBin", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns6.cond", - "op": "timingExprSLessThan", - "type": "TimingExprBin", - "left": { - "index": 3, - "name": "left", - "eventq_index": 0, - "cxx_class": "TimingExprRef", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns6.cond.left", - "type": "TimingExprRef" - } - }, - "falseExpr": { - "right": { - "index": 5, - "name": "right", - "eventq_index": 0, - "cxx_class": "TimingExprRef", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns6.falseExpr.right", - "type": "TimingExprRef" - }, - "name": "falseExpr", - "eventq_index": 0, - "cxx_class": "TimingExprBin", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns6.falseExpr", - "op": "timingExprSub", - "type": "TimingExprBin", - "left": { - "index": 3, - "name": "left", - "eventq_index": 0, - "cxx_class": "TimingExprRef", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns6.falseExpr.left", - "type": "TimingExprRef" - } - }, - "eventq_index": 0, - "cxx_class": "TimingExprIf", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns6", - "type": "TimingExprIf", - "trueExpr": { - "name": "trueExpr", - "value": 0, - "eventq_index": 0, - "cxx_class": "TimingExprLiteral", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings0.extraCommitLatExpr.defns6.trueExpr", - "type": "TimingExprLiteral" - } - } - ] - }, - "type": "MinorFUTiming", - "match": 118489104, - "name": "timings0" - }, - { - "extraAssumedLat": 0, - "description": "HPI_UDIV_A1", - "srcRegsRelativeLats": [], - "suppress": false, - "mask": 120526471408, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings1.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings1", - "extraCommitLatExpr": { - "name": "extraCommitLatExpr", - "expr": { - "name": "expr", - "cond": { - "right": { - "name": "right", - "value": 0, - "eventq_index": 0, - "cxx_class": "TimingExprLiteral", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.expr.cond.right", - "type": "TimingExprLiteral" - }, - "name": "cond", - "eventq_index": 0, - "cxx_class": "TimingExprBin", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.expr.cond", - "op": "timingExprEqual", - "type": "TimingExprBin", - "left": { - "index": 1, - "name": "left", - "eventq_index": 0, - "cxx_class": "TimingExprRef", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.expr.cond.left", - "type": "TimingExprRef" - } - }, - "falseExpr": { - "right": { - "name": "right", - "value": 4, - "eventq_index": 0, - "cxx_class": "TimingExprLiteral", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.expr.falseExpr.right", - "type": "TimingExprLiteral" - }, - "name": "falseExpr", - "eventq_index": 0, - "cxx_class": "TimingExprBin", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.expr.falseExpr", - "op": "timingExprUDiv", - "type": "TimingExprBin", - "left": { - "index": 4, - "name": "left", - "eventq_index": 0, - "cxx_class": "TimingExprRef", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.expr.falseExpr.left", - "type": "TimingExprRef" - } - }, - "eventq_index": 0, - "cxx_class": "TimingExprIf", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.expr", - "type": "TimingExprIf", - "trueExpr": { - "name": "trueExpr", - "value": 0, - "eventq_index": 0, - "cxx_class": "TimingExprLiteral", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.expr.trueExpr", - "type": "TimingExprLiteral" - } - }, - "eventq_index": 0, - "cxx_class": "TimingExprLet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr", - "type": "TimingExprLet", - "defns": [ - { - "name": "defns0", - "eventq_index": 0, - "cxx_class": "TimingExprReadIntReg", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns0", - "type": "TimingExprReadIntReg", - "reg": { - "index": 4, - "name": "reg", - "eventq_index": 0, - "cxx_class": "TimingExprSrcReg", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns0.reg", - "type": "TimingExprSrcReg" - } - }, - { - "name": "defns1", - "eventq_index": 0, - "cxx_class": "TimingExprReadIntReg", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns1", - "type": "TimingExprReadIntReg", - "reg": { - "index": 3, - "name": "reg", - "eventq_index": 0, - "cxx_class": "TimingExprSrcReg", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns1.reg", - "type": "TimingExprSrcReg" - } - }, - { - "name": "defns2", - "cxx_class": "TimingExprUn", - "eventq_index": 0, - "arg": { - "index": 0, - "name": "arg", - "eventq_index": 0, - "cxx_class": "TimingExprRef", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns2.arg", - "type": "TimingExprRef" - }, - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns2", - "type": "TimingExprUn", - "op": "timingExprSizeInBits" - }, - { - "name": "defns3", - "cxx_class": "TimingExprUn", - "eventq_index": 0, - "arg": { - "right": { - "name": "right", - "value": 2, - "eventq_index": 0, - "cxx_class": "TimingExprLiteral", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns3.arg.right", - "type": "TimingExprLiteral" - }, - "name": "arg", - "eventq_index": 0, - "cxx_class": "TimingExprBin", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns3.arg", - "op": "timingExprUDiv", - "type": "TimingExprBin", - "left": { - "index": 1, - "name": "left", - "eventq_index": 0, - "cxx_class": "TimingExprRef", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns3.arg.left", - "type": "TimingExprRef" - } - }, - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns3", - "type": "TimingExprUn", - "op": "timingExprSizeInBits" - }, - { - "name": "defns4", - "cond": { - "right": { - "index": 3, - "name": "right", - "eventq_index": 0, - "cxx_class": "TimingExprRef", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns4.cond.right", - "type": "TimingExprRef" - }, - "name": "cond", - "eventq_index": 0, - "cxx_class": "TimingExprBin", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns4.cond", - "op": "timingExprSLessThan", - "type": "TimingExprBin", - "left": { - "index": 2, - "name": "left", - "eventq_index": 0, - "cxx_class": "TimingExprRef", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns4.cond.left", - "type": "TimingExprRef" - } - }, - "falseExpr": { - "right": { - "index": 3, - "name": "right", - "eventq_index": 0, - "cxx_class": "TimingExprRef", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns4.falseExpr.right", - "type": "TimingExprRef" - }, - "name": "falseExpr", - "eventq_index": 0, - "cxx_class": "TimingExprBin", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns4.falseExpr", - "op": "timingExprSub", - "type": "TimingExprBin", - "left": { - "index": 2, - "name": "left", - "eventq_index": 0, - "cxx_class": "TimingExprRef", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns4.falseExpr.left", - "type": "TimingExprRef" - } - }, - "eventq_index": 0, - "cxx_class": "TimingExprIf", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns4", - "type": "TimingExprIf", - "trueExpr": { - "name": "trueExpr", - "value": 0, - "eventq_index": 0, - "cxx_class": "TimingExprLiteral", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings1.extraCommitLatExpr.defns4.trueExpr", - "type": "TimingExprLiteral" - } - } - ] - }, - "type": "MinorFUTiming", - "match": 120586256, - "name": "timings1" - }, - { - "extraAssumedLat": 0, - "description": "HPI_SDIV_A64", - "srcRegsRelativeLats": [], - "suppress": false, - "mask": 122404535296, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2", - "extraCommitLatExpr": { - "name": "extraCommitLatExpr", - "expr": { - "right": { - "name": "right", - "cond": { - "right": { - "name": "right", - "value": 0, - "eventq_index": 0, - "cxx_class": "TimingExprLiteral", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.expr.right.cond.right", - "type": "TimingExprLiteral" - }, - "name": "cond", - "eventq_index": 0, - "cxx_class": "TimingExprBin", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.expr.right.cond", - "op": "timingExprEqual", - "type": "TimingExprBin", - "left": { - "index": 1, - "name": "left", - "eventq_index": 0, - "cxx_class": "TimingExprRef", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.expr.right.cond.left", - "type": "TimingExprRef" - } - }, - "falseExpr": { - "right": { - "name": "right", - "value": 4, - "eventq_index": 0, - "cxx_class": "TimingExprLiteral", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.expr.right.falseExpr.right", - "type": "TimingExprLiteral" - }, - "name": "falseExpr", - "eventq_index": 0, - "cxx_class": "TimingExprBin", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.expr.right.falseExpr", - "op": "timingExprUDiv", - "type": "TimingExprBin", - "left": { - "index": 6, - "name": "left", - "eventq_index": 0, - "cxx_class": "TimingExprRef", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.expr.right.falseExpr.left", - "type": "TimingExprRef" - } - }, - "eventq_index": 0, - "cxx_class": "TimingExprIf", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.expr.right", - "type": "TimingExprIf", - "trueExpr": { - "name": "trueExpr", - "value": 0, - "eventq_index": 0, - "cxx_class": "TimingExprLiteral", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.expr.right.trueExpr", - "type": "TimingExprLiteral" - } - }, - "name": "expr", - "eventq_index": 0, - "cxx_class": "TimingExprBin", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.expr", - "op": "timingExprAdd", - "type": "TimingExprBin", - "left": { - "index": 4, - "name": "left", - "eventq_index": 0, - "cxx_class": "TimingExprRef", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.expr.left", - "type": "TimingExprRef" - } - }, - "eventq_index": 0, - "cxx_class": "TimingExprLet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr", - "type": "TimingExprLet", - "defns": [ - { - "name": "defns0", - "cxx_class": "TimingExprUn", - "eventq_index": 0, - "arg": { - "name": "arg", - "eventq_index": 0, - "cxx_class": "TimingExprReadIntReg", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns0.arg", - "type": "TimingExprReadIntReg", - "reg": { - "index": 0, - "name": "reg", - "eventq_index": 0, - "cxx_class": "TimingExprSrcReg", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns0.arg.reg", - "type": "TimingExprSrcReg" - } - }, - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns0", - "type": "TimingExprUn", - "op": "timingExprSignExtend32To64" - }, - { - "name": "defns1", - "cxx_class": "TimingExprUn", - "eventq_index": 0, - "arg": { - "name": "arg", - "eventq_index": 0, - "cxx_class": "TimingExprReadIntReg", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns1.arg", - "type": "TimingExprReadIntReg", - "reg": { - "index": 1, - "name": "reg", - "eventq_index": 0, - "cxx_class": "TimingExprSrcReg", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns1.arg.reg", - "type": "TimingExprSrcReg" - } - }, - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns1", - "type": "TimingExprUn", - "op": "timingExprSignExtend32To64" - }, - { - "right": { - "right": { - "name": "right", - "value": 0, - "eventq_index": 0, - "cxx_class": "TimingExprLiteral", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns2.right.right", - "type": "TimingExprLiteral" - }, - "name": "right", - "eventq_index": 0, - "cxx_class": "TimingExprBin", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns2.right", - "op": "timingExprSLessThan", - "type": "TimingExprBin", - "left": { - "index": 1, - "name": "left", - "eventq_index": 0, - "cxx_class": "TimingExprRef", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns2.right.left", - "type": "TimingExprRef" - } - }, - "name": "defns2", - "eventq_index": 0, - "cxx_class": "TimingExprBin", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns2", - "op": "timingExprOr", - "type": "TimingExprBin", - "left": { - "right": { - "name": "right", - "value": 0, - "eventq_index": 0, - "cxx_class": "TimingExprLiteral", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns2.left.right", - "type": "TimingExprLiteral" - }, - "name": "left", - "eventq_index": 0, - "cxx_class": "TimingExprBin", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns2.left", - "op": "timingExprSLessThan", - "type": "TimingExprBin", - "left": { - "index": 0, - "name": "left", - "eventq_index": 0, - "cxx_class": "TimingExprRef", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns2.left.left", - "type": "TimingExprRef" - } - } - }, - { - "name": "defns3", - "cxx_class": "TimingExprUn", - "eventq_index": 0, - "arg": { - "name": "arg", - "cxx_class": "TimingExprUn", - "eventq_index": 0, - "arg": { - "index": 0, - "name": "arg", - "eventq_index": 0, - "cxx_class": "TimingExprRef", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns3.arg.arg", - "type": "TimingExprRef" - }, - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns3.arg", - "type": "TimingExprUn", - "op": "timingExprAbs" - }, - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns3", - "type": "TimingExprUn", - "op": "timingExprSizeInBits" - }, - { - "name": "defns4", - "cond": { - "index": 2, - "name": "cond", - "eventq_index": 0, - "cxx_class": "TimingExprRef", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns4.cond", - "type": "TimingExprRef" - }, - "falseExpr": { - "name": "falseExpr", - "value": 0, - "eventq_index": 0, - "cxx_class": "TimingExprLiteral", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns4.falseExpr", - "type": "TimingExprLiteral" - }, - "eventq_index": 0, - "cxx_class": "TimingExprIf", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns4", - "type": "TimingExprIf", - "trueExpr": { - "name": "trueExpr", - "value": 1, - "eventq_index": 0, - "cxx_class": "TimingExprLiteral", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns4.trueExpr", - "type": "TimingExprLiteral" - } - }, - { - "name": "defns5", - "cxx_class": "TimingExprUn", - "eventq_index": 0, - "arg": { - "right": { - "name": "right", - "cond": { - "index": 2, - "name": "cond", - "eventq_index": 0, - "cxx_class": "TimingExprRef", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns5.arg.right.cond", - "type": "TimingExprRef" - }, - "falseExpr": { - "name": "falseExpr", - "value": 2, - "eventq_index": 0, - "cxx_class": "TimingExprLiteral", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns5.arg.right.falseExpr", - "type": "TimingExprLiteral" - }, - "eventq_index": 0, - "cxx_class": "TimingExprIf", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns5.arg.right", - "type": "TimingExprIf", - "trueExpr": { - "name": "trueExpr", - "value": 4, - "eventq_index": 0, - "cxx_class": "TimingExprLiteral", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns5.arg.right.trueExpr", - "type": "TimingExprLiteral" - } - }, - "name": "arg", - "eventq_index": 0, - "cxx_class": "TimingExprBin", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns5.arg", - "op": "timingExprUDiv", - "type": "TimingExprBin", - "left": { - "name": "left", - "cxx_class": "TimingExprUn", - "eventq_index": 0, - "arg": { - "index": 1, - "name": "arg", - "eventq_index": 0, - "cxx_class": "TimingExprRef", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns5.arg.left.arg", - "type": "TimingExprRef" - }, - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns5.arg.left", - "type": "TimingExprUn", - "op": "timingExprAbs" - } - }, - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns5", - "type": "TimingExprUn", - "op": "timingExprSizeInBits" - }, - { - "name": "defns6", - "cond": { - "right": { - "index": 5, - "name": "right", - "eventq_index": 0, - "cxx_class": "TimingExprRef", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns6.cond.right", - "type": "TimingExprRef" - }, - "name": "cond", - "eventq_index": 0, - "cxx_class": "TimingExprBin", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns6.cond", - "op": "timingExprSLessThan", - "type": "TimingExprBin", - "left": { - "index": 3, - "name": "left", - "eventq_index": 0, - "cxx_class": "TimingExprRef", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns6.cond.left", - "type": "TimingExprRef" - } - }, - "falseExpr": { - "right": { - "index": 5, - "name": "right", - "eventq_index": 0, - "cxx_class": "TimingExprRef", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns6.falseExpr.right", - "type": "TimingExprRef" - }, - "name": "falseExpr", - "eventq_index": 0, - "cxx_class": "TimingExprBin", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns6.falseExpr", - "op": "timingExprSub", - "type": "TimingExprBin", - "left": { - "index": 3, - "name": "left", - "eventq_index": 0, - "cxx_class": "TimingExprRef", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns6.falseExpr.left", - "type": "TimingExprRef" - } - }, - "eventq_index": 0, - "cxx_class": "TimingExprIf", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns6", - "type": "TimingExprIf", - "trueExpr": { - "name": "trueExpr", - "value": 0, - "eventq_index": 0, - "cxx_class": "TimingExprLiteral", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits3.timings2.extraCommitLatExpr.defns6.trueExpr", - "type": "TimingExprLiteral" - } - } - ] - }, - "type": "MinorFUTiming", - "match": 17628662784, - "name": "timings2" - } - ], - "cxx_class": "MinorFU", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits3", - "type": "MinorFU" - }, - { - "issueLat": 1, - "opLat": 6, - "name": "funcUnits4", - "cantForwardFromFUIndices": [], - "opClasses": { - "name": "opClasses", - "opClasses": [ - { - "opClass": "FloatAdd", - "name": "opClasses00", - "eventq_index": 0, - "cxx_class": "MinorOpClass", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses00", - "type": "MinorOpClass" - }, - { - "opClass": "FloatCmp", - "name": "opClasses01", - "eventq_index": 0, - "cxx_class": "MinorOpClass", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses01", - "type": "MinorOpClass" - }, - { - "opClass": "FloatCvt", - "name": "opClasses02", - "eventq_index": 0, - "cxx_class": "MinorOpClass", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses02", - "type": "MinorOpClass" - }, - { - "opClass": "FloatMult", - "name": "opClasses03", - "eventq_index": 0, - "cxx_class": "MinorOpClass", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses03", - "type": "MinorOpClass" - }, - { - "opClass": "FloatDiv", - "name": "opClasses04", - "eventq_index": 0, - "cxx_class": "MinorOpClass", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses04", - "type": "MinorOpClass" - }, - { - "opClass": "FloatSqrt", - "name": "opClasses05", - "eventq_index": 0, - "cxx_class": "MinorOpClass", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses05", - "type": "MinorOpClass" - }, - { - "opClass": "FloatMisc", - "name": "opClasses06", - "eventq_index": 0, - "cxx_class": "MinorOpClass", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses06", - "type": "MinorOpClass" - }, - { - "opClass": "FloatMultAcc", - "name": "opClasses07", - "eventq_index": 0, - "cxx_class": "MinorOpClass", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses07", - "type": "MinorOpClass" - }, - { - "opClass": "SimdAdd", - "name": "opClasses08", - "eventq_index": 0, - "cxx_class": "MinorOpClass", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses08", - "type": "MinorOpClass" - }, - { - "opClass": "SimdAddAcc", - "name": "opClasses09", - "eventq_index": 0, - "cxx_class": "MinorOpClass", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses09", - "type": "MinorOpClass" - }, - { - "opClass": "SimdAlu", - "name": "opClasses10", - "eventq_index": 0, - "cxx_class": "MinorOpClass", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses10", - "type": "MinorOpClass" - }, - { - "opClass": "SimdCmp", - "name": "opClasses11", - "eventq_index": 0, - "cxx_class": "MinorOpClass", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses11", - "type": "MinorOpClass" - }, - { - "opClass": "SimdCvt", - "name": "opClasses12", - "eventq_index": 0, - "cxx_class": "MinorOpClass", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses12", - "type": "MinorOpClass" - }, - { - "opClass": "SimdMisc", - "name": "opClasses13", - "eventq_index": 0, - "cxx_class": "MinorOpClass", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses13", - "type": "MinorOpClass" - }, - { - "opClass": "SimdMult", - "name": "opClasses14", - "eventq_index": 0, - "cxx_class": "MinorOpClass", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses14", - "type": "MinorOpClass" - }, - { - "opClass": "SimdMultAcc", - "name": "opClasses15", - "eventq_index": 0, - "cxx_class": "MinorOpClass", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses15", - "type": "MinorOpClass" - }, - { - "opClass": "SimdShift", - "name": "opClasses16", - "eventq_index": 0, - "cxx_class": "MinorOpClass", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses16", - "type": "MinorOpClass" - }, - { - "opClass": "SimdShiftAcc", - "name": "opClasses17", - "eventq_index": 0, - "cxx_class": "MinorOpClass", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses17", - "type": "MinorOpClass" - }, - { - "opClass": "SimdSqrt", - "name": "opClasses18", - "eventq_index": 0, - "cxx_class": "MinorOpClass", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses18", - "type": "MinorOpClass" - }, - { - "opClass": "SimdFloatAdd", - "name": "opClasses19", - "eventq_index": 0, - "cxx_class": "MinorOpClass", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses19", - "type": "MinorOpClass" - }, - { - "opClass": "SimdFloatAlu", - "name": "opClasses20", - "eventq_index": 0, - "cxx_class": "MinorOpClass", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses20", - "type": "MinorOpClass" - }, - { - "opClass": "SimdFloatCmp", - "name": "opClasses21", - "eventq_index": 0, - "cxx_class": "MinorOpClass", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses21", - "type": "MinorOpClass" - }, - { - "opClass": "SimdFloatCvt", - "name": "opClasses22", - "eventq_index": 0, - "cxx_class": "MinorOpClass", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses22", - "type": "MinorOpClass" - }, - { - "opClass": "SimdFloatDiv", - "name": "opClasses23", - "eventq_index": 0, - "cxx_class": "MinorOpClass", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses23", - "type": "MinorOpClass" - }, - { - "opClass": "SimdFloatMisc", - "name": "opClasses24", - "eventq_index": 0, - "cxx_class": "MinorOpClass", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses24", - "type": "MinorOpClass" - }, - { - "opClass": "SimdFloatMult", - "name": "opClasses25", - "eventq_index": 0, - "cxx_class": "MinorOpClass", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses25", - "type": "MinorOpClass" - }, - { - "opClass": "SimdFloatMultAcc", - "name": "opClasses26", - "eventq_index": 0, - "cxx_class": "MinorOpClass", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses26", - "type": "MinorOpClass" - }, - { - "opClass": "SimdFloatSqrt", - "name": "opClasses27", - "eventq_index": 0, - "cxx_class": "MinorOpClass", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.opClasses.opClasses27", - "type": "MinorOpClass" - } - ], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.opClasses", - "type": "MinorOpClassSet" - }, - "eventq_index": 0, - "timings": [ - { - "extraAssumedLat": 0, - "description": "HPI_VUZP_A32", - "srcRegsRelativeLats": [ - 0, - 0, - 0, - 0, - 0, - 0, - 3, - 3, - 3, - 3, - 3, - 3, - 3, - 3, - 0 - ], - "suppress": false, - "mask": 124549009360, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings00.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings00", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 4088529152, - "name": "timings00" - }, - { - "extraAssumedLat": 0, - "description": "HPI_VZIP_A32", - "srcRegsRelativeLats": [ - 0, - 0, - 0, - 0, - 0, - 0, - 4, - 4, - 4, - 4, - 4, - 4, - 4, - 4, - 0 - ], - "suppress": false, - "mask": 124549009296, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings01.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings01", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 4088529280, - "name": "timings01" - }, - { - "extraAssumedLat": 0, - "description": "Vadd2hALU", - "srcRegsRelativeLats": [ - 0, - 0, - 0, - 0, - 0, - 0, - 4, - 4, - 4, - 4, - 4, - 4, - 4, - 4, - 0 - ], - "suppress": false, - "mask": 124545666832, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings02.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings02", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 4060088320, - "name": "timings02" - }, - { - "extraAssumedLat": 0, - "description": "VaddhnALU", - "srcRegsRelativeLats": [ - 0, - 0, - 0, - 0, - 0, - 0, - 3, - 3, - 3, - 3, - 3, - 3, - 3, - 3, - 0 - ], - "suppress": false, - "mask": 124545666896, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings03.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings03", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 4068475904, - "name": "timings03" - }, - { - "extraAssumedLat": 0, - "description": "VaddlALU", - "srcRegsRelativeLats": [ - 0, - 0, - 0, - 0, - 0, - 0, - 3, - 3, - 3, - 3, - 3, - 3, - 3, - 3, - 0 - ], - "suppress": false, - "mask": 124528889680, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings04.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings04", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 4068474880, - "name": "timings04" - }, - { - "extraAssumedLat": 0, - "description": "HPI_VADDW_A32", - "srcRegsRelativeLats": [ - 0, - 0, - 0, - 0, - 0, - 0, - 4, - 4, - 4, - 4, - 3, - 3, - 0 - ], - "suppress": false, - "mask": 124528889680, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings05.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings05", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 4068475136, - "name": "timings05" - }, - { - "extraAssumedLat": 0, - "description": "HPI_VHADD_A32", - "srcRegsRelativeLats": [ - 0, - 0, - 0, - 0, - 0, - 0, - 4, - 4, - 4, - 4, - 4, - 4, - 4, - 4, - 0 - ], - "suppress": false, - "mask": 124528889104, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings06.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings06", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 4060086272, - "name": "timings06" - }, - { - "extraAssumedLat": 0, - "description": "VpadalALU", - "srcRegsRelativeLats": [ - 0, - 0, - 0, - 0, - 0, - 0, - 2, - 2, - 2, - 2, - 2, - 2, - 2, - 2, - 0 - ], - "suppress": false, - "mask": 124549009168, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings07.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings07", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 4088399360, - "name": "timings07" - }, - { - "extraAssumedLat": 0, - "description": "VpaddhALU", - "srcRegsRelativeLats": [ - 0, - 0, - 0, - 0, - 0, - 0, - 3, - 3, - 3, - 3, - 3, - 3, - 3, - 3, - 0 - ], - "suppress": false, - "mask": 124545666832, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings08.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings08", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 4060089104, - "name": "timings08" - }, - { - "extraAssumedLat": 0, - "description": "VpaddsALU", - "srcRegsRelativeLats": [ - 0, - 0, - 0, - 0, - 0, - 0, - 2, - 2, - 2, - 2, - 2, - 2, - 2, - 2, - 0 - ], - "suppress": false, - "mask": 124547763984, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings09.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings09", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 4076866816, - "name": "timings09" - }, - { - "extraAssumedLat": 0, - "description": "VpaddlALU", - "srcRegsRelativeLats": [ - 0, - 0, - 0, - 0, - 0, - 0, - 3, - 3, - 3, - 3, - 3, - 3, - 3, - 3, - 0 - ], - "suppress": false, - "mask": 124549009168, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings10.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings10", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 4088398336, - "name": "timings10" - }, - { - "extraAssumedLat": 0, - "description": "HPI_VRADDHN_A32", - "srcRegsRelativeLats": [ - 0, - 0, - 0, - 0, - 0, - 0, - 4, - 4, - 4, - 4, - 4, - 4, - 4, - 4, - 0 - ], - "suppress": false, - "mask": 124545666896, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings11.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings11", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 4085253120, - "name": "timings11" - }, - { - "extraAssumedLat": 0, - "description": "VrhaddALU", - "srcRegsRelativeLats": [ - 0, - 0, - 0, - 0, - 0, - 0, - 4, - 4, - 4, - 4, - 4, - 4, - 4, - 4, - 0 - ], - "suppress": false, - "mask": 124528889616, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings12.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings12", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 4060086528, - "name": "timings12" - }, - { - "extraAssumedLat": 0, - "description": "VqaddALU", - "srcRegsRelativeLats": [ - 0, - 0, - 0, - 0, - 0, - 0, - 3, - 3, - 3, - 3, - 3, - 3, - 3, - 3, - 0 - ], - "suppress": false, - "mask": 124528889616, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings13.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings13", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 4060086288, - "name": "timings13" - }, - { - "extraAssumedLat": 0, - "description": "VandqALU", - "srcRegsRelativeLats": [ - 0, - 0, - 0, - 0, - 0, - 0, - 5, - 5, - 5, - 5, - 5, - 5, - 5, - 5, - 0 - ], - "suppress": false, - "mask": 124548812560, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings14.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings14", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 4060086544, - "name": "timings14" - }, - { - "extraAssumedLat": 0, - "description": "VbicALU", - "srcRegsRelativeLats": [ - 0, - 0, - 0, - 0, - 0, - 0, - 5, - 5, - 5, - 5, - 5, - 5, - 5, - 5, - 0 - ], - "suppress": false, - "mask": 124548812560, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings15.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings15", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 4061135120, - "name": "timings15" - }, - { - "extraAssumedLat": 0, - "description": "VbifALU", - "srcRegsRelativeLats": [ - 0, - 0, - 0, - 0, - 0, - 0, - 5, - 5, - 5, - 5, - 5, - 5, - 5, - 5, - 5, - 5, - 5, - 5, - 0 - ], - "suppress": false, - "mask": 124545666832, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings16.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings16", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 4076863760, - "name": "timings16" - }, - { - "extraAssumedLat": 0, - "description": "VacgeALU", - "srcRegsRelativeLats": [ - 0, - 0, - 0, - 0, - 0, - 0, - 4, - 4, - 4, - 4, - 4, - 4, - 4, - 4, - 4, - 0 - ], - "suppress": false, - "mask": 124545666832, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings17.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings17", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 4076867088, - "name": "timings17" - }, - { - "extraAssumedLat": 0, - "description": "VceqALU", - "srcRegsRelativeLats": [ - 0, - 0, - 0, - 0, - 0, - 0, - 4, - 4, - 4, - 4, - 4, - 4, - 4, - 4, - 4, - 0 - ], - "suppress": false, - "mask": 124547763984, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings18.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings18", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 4060089856, - "name": "timings18" - }, - { - "extraAssumedLat": 0, - "description": "VceqiALU", - "srcRegsRelativeLats": [ - 0, - 0, - 0, - 0, - 0, - 0, - 4, - 4, - 4, - 4, - 4, - 4, - 4, - 4, - 4, - 0 - ], - "suppress": false, - "mask": 124545666832, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings19.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings19", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 4076865552, - "name": "timings19" - }, - { - "extraAssumedLat": 0, - "description": "HPI_VCEQII_A32", - "srcRegsRelativeLats": [ - 0, - 0, - 0, - 0, - 0, - 0, - 4, - 4, - 4, - 4, - 4, - 4, - 4, - 4, - 4, - 0 - ], - "suppress": false, - "mask": 124549008272, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings20.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings20", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 4088463616, - "name": "timings20" - }, - { - "extraAssumedLat": 0, - "description": "HPI_VTST_A32", - "srcRegsRelativeLats": [ - 0, - 0, - 0, - 0, - 0, - 0, - 3, - 3, - 3, - 3, - 3, - 3, - 3, - 3, - 3, - 0 - ], - "suppress": false, - "mask": 124545666832, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings21.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings21", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 4060088336, - "name": "timings21" - }, - { - "extraAssumedLat": 0, - "description": "HPI_VCLZ_A32", - "srcRegsRelativeLats": [ - 0, - 0, - 0, - 0, - 0, - 0, - 4, - 4, - 4, - 4, - 4, - 4, - 4, - 4, - 4, - 0 - ], - "suppress": false, - "mask": 124549009296, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings22.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings22", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 4088398976, - "name": "timings22" - }, - { - "extraAssumedLat": 0, - "description": "HPI_VCNT_A32", - "srcRegsRelativeLats": [ - 0, - 0, - 0, - 0, - 0, - 0, - 4, - 4, - 4, - 4, - 4, - 4, - 4, - 4, - 4, - 0 - ], - "suppress": false, - "mask": 124549009296, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings23.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings23", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 4088399104, - "name": "timings23" - }, - { - "extraAssumedLat": 0, - "description": "HPI_VCNT_A32", - "srcRegsRelativeLats": [ - 0, - 0, - 0, - 0, - 0, - 0, - 4, - 4, - 4, - 4, - 4, - 4, - 4, - 4, - 4, - 0 - ], - "suppress": false, - "mask": 124548808720, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings24.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings24", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 4071620608, - "name": "timings24" - }, - { - "extraAssumedLat": 0, - "description": "HPI_VMAXI_A32", - "srcRegsRelativeLats": [ - 0, - 0, - 0, - 0, - 0, - 0, - 4, - 4, - 4, - 4, - 4, - 4, - 4, - 4, - 4, - 0 - ], - "suppress": false, - "mask": 124528889600, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings25.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings25", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 4060087808, - "name": "timings25" - }, - { - "extraAssumedLat": 0, - "description": "HPI_VMAXS_A32", - "srcRegsRelativeLats": [ - 0, - 0, - 0, - 0, - 0, - 0, - 2, - 2, - 2, - 2, - 2, - 2, - 2, - 2, - 2, - 0 - ], - "suppress": false, - "mask": 124545666832, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings26.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings26", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 4060090112, - "name": "timings26" - }, - { - "extraAssumedLat": 0, - "description": "HPI_VNEGI_A32", - "srcRegsRelativeLats": [ - 0, - 0, - 0, - 0, - 0, - 0, - 4, - 4, - 4, - 4, - 4, - 4, - 4, - 4, - 4, - 0 - ], - "suppress": false, - "mask": 124549008272, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings27.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings27", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 4088464256, - "name": "timings27" - }, - { - "extraAssumedLat": 0, - "description": "HPI_VNEGF_A32", - "srcRegsRelativeLats": [ - 0, - 0, - 0, - 0, - 0, - 0, - 2, - 2, - 2, - 2, - 2, - 2, - 2, - 2, - 2, - 0 - ], - "suppress": false, - "mask": 120523263696, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings28.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings28", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 246483520, - "name": "timings28" - }, - { - "extraAssumedLat": 0, - "description": "HPI_VREVN_A32", - "srcRegsRelativeLats": [ - 0, - 0, - 0, - 0, - 0, - 0, - 4, - 4, - 4, - 4, - 4, - 4, - 4, - 4, - 4, - 0 - ], - "suppress": false, - "mask": 124549008912, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings29.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings29", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 4088397824, - "name": "timings29" - }, - { - "extraAssumedLat": 0, - "description": "HPI_VQNEG_A32", - "srcRegsRelativeLats": [ - 0, - 0, - 0, - 0, - 0, - 0, - 3, - 3, - 3, - 3, - 3, - 3, - 3, - 3, - 3, - 0 - ], - "suppress": false, - "mask": 124549009296, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings30.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings30", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 4088399744, - "name": "timings30" - }, - { - "extraAssumedLat": 0, - "description": "HPI_VSWP_A32", - "srcRegsRelativeLats": [ - 0, - 0, - 0, - 0, - 0, - 0, - 4, - 4, - 4, - 4, - 4, - 4, - 4, - 4, - 0 - ], - "suppress": false, - "mask": 124549009296, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings31.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings31", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 4088528896, - "name": "timings31" - }, - { - "extraAssumedLat": 0, - "description": "HPI_VTRN_A32", - "srcRegsRelativeLats": [ - 0, - 0, - 0, - 0, - 0, - 0, - 2, - 2, - 2, - 2, - 2, - 2, - 2, - 2, - 0 - ], - "suppress": false, - "mask": 124549009296, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings32.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings32", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 4088529024, - "name": "timings32" - }, - { - "extraAssumedLat": 0, - "description": "HPI_VPMAX_A32", - "srcRegsRelativeLats": [ - 0, - 0, - 0, - 0, - 0, - 0, - 4, - 4, - 4, - 4, - 4, - 0 - ], - "suppress": false, - "mask": 124528889600, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings33.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings33", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 4060088832, - "name": "timings33" - }, - { - "extraAssumedLat": 0, - "description": "HPI_VPMAXF_A32", - "srcRegsRelativeLats": [ - 0, - 0, - 0, - 0, - 0, - 0, - 2, - 2, - 2, - 2, - 0 - ], - "suppress": false, - "mask": 124545666832, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings34.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings34", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 4076867328, - "name": "timings34" - }, - { - "extraAssumedLat": 0, - "description": "HPI_VMOVN_A32", - "srcRegsRelativeLats": [ - 0, - 0, - 0, - 0, - 0, - 0, - 4, - 4, - 4, - 4, - 0 - ], - "suppress": false, - "mask": 124549009360, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings35.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings35", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 4088529408, - "name": "timings35" - }, - { - "extraAssumedLat": 0, - "description": "HPI_VMRS_A1", - "srcRegsRelativeLats": [ - 5, - 5, - 5, - 5, - 5, - 5, - 5, - 5, - 5, - 0 - ], - "suppress": false, - "mask": 120527458064, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings36.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings36", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 250677776, - "name": "timings36" - }, - { - "extraAssumedLat": 0, - "description": "HPI_VMOV_register_A1", - "srcRegsRelativeLats": [ - 5, - 5, - 5, - 5, - 5, - 5, - 5, - 5, - 5, - 0 - ], - "suppress": false, - "mask": 124548812560, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings37.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings37", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 4062183696, - "name": "timings37" - }, - { - "extraAssumedLat": 0, - "description": "HPI_VMOV_register_A2", - "srcRegsRelativeLats": [ - 5, - 5, - 5, - 5, - 5, - 5, - 5, - 5, - 5, - 4, - 4, - 4, - 4, - 4, - 4, - 4, - 4, - 0 - ], - "suppress": false, - "mask": 120523263696, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings38.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings38", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 246417984, - "name": "timings38" - }, - { - "extraAssumedLat": 0, - "description": "HPI_VQMOVN_A32", - "srcRegsRelativeLats": [ - 0, - 0, - 0, - 0, - 0, - 0, - 2, - 2, - 2, - 2, - 2, - 0 - ], - "suppress": false, - "mask": 124549009168, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings39.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings39", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 4088529408, - "name": "timings39" - }, - { - "extraAssumedLat": 0, - "description": "HPI_VMOVL_A32", - "srcRegsRelativeLats": [ - 0, - 0, - 0, - 0, - 0, - 0, - 4, - 4, - 4, - 4, - 0 - ], - "suppress": false, - "mask": 124529348560, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings40.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings40", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 4068477456, - "name": "timings40" - }, - { - "extraAssumedLat": 0, - "description": "HPI_VDIV32_A32", - "srcRegsRelativeLats": [ - 0, - 0, - 0, - 0, - 0, - 0, - 20, - 4, - 4, - 0 - ], - "suppress": false, - "mask": 120522280784, - "extraCommitLat": 9, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings41.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings41", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 243272192, - "name": "timings41" - }, - { - "extraAssumedLat": 0, - "description": "HPI_VDIV64_A32", - "srcRegsRelativeLats": [ - 0, - 0, - 0, - 0, - 0, - 0, - 20, - 4, - 4, - 0 - ], - "suppress": false, - "mask": 120522280784, - "extraCommitLat": 18, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings42.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings42", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 243272448, - "name": "timings42" - }, - { - "extraAssumedLat": 0, - "description": "HPI_VSQRT32_A32", - "srcRegsRelativeLats": [], - "suppress": false, - "mask": 120523263952, - "extraCommitLat": 9, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings43.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings43", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 246483648, - "name": "timings43" - }, - { - "extraAssumedLat": 0, - "description": "HPI_VSQRT64_A32", - "srcRegsRelativeLats": [], - "suppress": false, - "mask": 120523263952, - "extraCommitLat": 18, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings44.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings44", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 246483904, - "name": "timings44" - }, - { - "extraAssumedLat": 0, - "description": "VmuliALU", - "srcRegsRelativeLats": [ - 0, - 0, - 0, - 0, - 0, - 0, - 2, - 2, - 2, - 2, - 2, - 2, - 2, - 2, - 0 - ], - "suppress": false, - "mask": 124528889616, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings45.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings45", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 4060088592, - "name": "timings45" - }, - { - "extraAssumedLat": 0, - "description": "HPI_FMADD_A64", - "srcRegsRelativeLats": [ - 5, - 5, - 5, - 0, - 0, - 0, - 0, - 1, - 1, - 0, - 0, - 0, - 0, - 0 - ], - "suppress": false, - "mask": 124547792896, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings46.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings46", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 17699962880, - "name": "timings46" - }, - { - "extraAssumedLat": 0, - "description": "HPI_FMSUB_D_A64", - "srcRegsRelativeLats": [ - 5, - 5, - 5, - 0, - 0, - 0, - 0, - 1, - 1, - 0, - 0, - 0, - 0, - 0 - ], - "suppress": false, - "mask": 124547792896, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings47.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings47", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 17699995648, - "name": "timings47" - }, - { - "extraAssumedLat": 0, - "description": "HPI_FMOV_A64", - "srcRegsRelativeLats": [ - 5, - 5, - 5, - 0 - ], - "suppress": false, - "mask": 124549856256, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings48.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings48", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 17685299200, - "name": "timings48" - }, - { - "extraAssumedLat": 0, - "description": "HPI_ADD_SUB_vector_scalar_A64", - "srcRegsRelativeLats": [ - 5, - 5, - 5, - 4 - ], - "suppress": false, - "mask": 124002565120, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings49.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings49", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 18759058432, - "name": "timings49" - }, - { - "extraAssumedLat": 0, - "description": "HPI_ADD_SUB_vector_vector_A64", - "srcRegsRelativeLats": [ - 5, - 5, - 5, - 4 - ], - "suppress": false, - "mask": 122928823296, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings50.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings50", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 17416881152, - "name": "timings50" - }, - { - "extraAssumedLat": 0, - "description": "HPI_FDIV_scalar_32_A64", - "srcRegsRelativeLats": [ - 0, - 0, - 0, - 20, - 4 - ], - "suppress": false, - "mask": 124552018944, - "extraCommitLat": 6, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings51.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings51", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 17685288960, - "name": "timings51" - }, - { - "extraAssumedLat": 0, - "description": "HPI_FDIV_scalar_64_A64", - "srcRegsRelativeLats": [ - 0, - 0, - 0, - 20, - 4 - ], - "suppress": false, - "mask": 124552018944, - "extraCommitLat": 15, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings52.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings52", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 17689483264, - "name": "timings52" - }, - { - "extraAssumedLat": 0, - "description": "HPI_DefaultA64Vfp", - "srcRegsRelativeLats": [ - 5, - 5, - 5, - 2 - ], - "suppress": false, - "mask": 17179869184, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings53.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings53", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 17179869184, - "name": "timings53" - }, - { - "extraAssumedLat": 0, - "description": "HPI_DefaultVfp", - "srcRegsRelativeLats": [ - 5, - 5, - 5, - 5, - 5, - 5, - 2, - 2, - 2, - 2, - 2, - 2, - 2, - 2, - 0 - ], - "suppress": false, - "mask": 17179869184, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings54.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4.timings54", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 0, - "name": "timings54" - } - ], - "cxx_class": "MinorFU", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits4", - "type": "MinorFU" - }, - { - "issueLat": 1, - "opLat": 1, - "name": "funcUnits5", - "cantForwardFromFUIndices": [ - 5 - ], - "opClasses": { - "name": "opClasses", - "opClasses": [ - { - "opClass": "MemRead", - "name": "opClasses0", - "eventq_index": 0, - "cxx_class": "MinorOpClass", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits5.opClasses.opClasses0", - "type": "MinorOpClass" - }, - { - "opClass": "MemWrite", - "name": "opClasses1", - "eventq_index": 0, - "cxx_class": "MinorOpClass", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits5.opClasses.opClasses1", - "type": "MinorOpClass" - }, - { - "opClass": "FloatMemRead", - "name": "opClasses2", - "eventq_index": 0, - "cxx_class": "MinorOpClass", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits5.opClasses.opClasses2", - "type": "MinorOpClass" - }, - { - "opClass": "FloatMemWrite", - "name": "opClasses3", - "eventq_index": 0, - "cxx_class": "MinorOpClass", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits5.opClasses.opClasses3", - "type": "MinorOpClass" - } - ], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits5.opClasses", - "type": "MinorOpClassSet" - }, - "eventq_index": 0, - "timings": [ - { - "extraAssumedLat": 2, - "description": "HPI_DefaultMem", - "srcRegsRelativeLats": [ - 1, - 1, - 1, - 1, - 1, - 2 - ], - "suppress": false, - "mask": 17179869184, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits5.timings0.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits5.timings0", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 0, - "name": "timings0" - }, - { - "extraAssumedLat": 3, - "description": "HPI_DefaultMem64", - "srcRegsRelativeLats": [ - 2 - ], - "suppress": false, - "mask": 17179869184, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits5.timings1.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits5.timings1", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 17179869184, - "name": "timings1" - } - ], - "cxx_class": "MinorFU", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits5", - "type": "MinorFU" - }, - { - "issueLat": 1, - "opLat": 1, - "name": "funcUnits6", - "cantForwardFromFUIndices": [], - "opClasses": { - "name": "opClasses", - "opClasses": [ - { - "opClass": "IprAccess", - "name": "opClasses0", - "eventq_index": 0, - "cxx_class": "MinorOpClass", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits6.opClasses.opClasses0", - "type": "MinorOpClass" - }, - { - "opClass": "InstPrefetch", - "name": "opClasses1", - "eventq_index": 0, - "cxx_class": "MinorOpClass", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits6.opClasses.opClasses1", - "type": "MinorOpClass" - } - ], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits6.opClasses", - "type": "MinorOpClassSet" - }, - "eventq_index": 0, - "timings": [], - "cxx_class": "MinorFU", - "path": "system.cpu_cluster.cpus.executeFuncUnits.funcUnits6", - "type": "MinorFU" - } - ], - "type": "MinorFUPool" - }, - "switched_out": false, - "power_model": [], - "max_insts_all_threads": 0, - "dstage2_mmu": { - "name": "dstage2_mmu", - "tlb": "system.cpu_cluster.cpus.dtb", - "sys": "system", - "stage2_tlb": { - "name": "stage2_tlb", - "is_stage2": true, - "sys": "system", - "eventq_index": 0, - "cxx_class": "ArmISA::TLB", - "walker": { - "p_state_clk_gate_min": 1000, - "name": "walker", - "is_stage2": true, - "p_state_clk_gate_bins": 20, - "cxx_class": "ArmISA::TableWalker", - "clk_domain": "system.cpu_cluster.clk_domain", - "power_model": [], - "sys": "system", - "eventq_index": 0, - "default_p_state": "UNDEFINED", - "p_state_clk_gate_max": 1000000000000, - "path": "system.cpu_cluster.cpus.dstage2_mmu.stage2_tlb.walker", - "type": "ArmTableWalker", - "num_squash_per_cycle": 2 - }, - "path": "system.cpu_cluster.cpus.dstage2_mmu.stage2_tlb", - "type": "ArmTLB", - "size": 32 - }, - "eventq_index": 0, - "cxx_class": "ArmISA::Stage2MMU", - "path": "system.cpu_cluster.cpus.dstage2_mmu", - "type": "ArmStage2MMU" - }, - "fetch2InputBufferSize": 2, - "profile": 0, - "fetch2ToDecodeForwardDelay": 1, - "executeInputWidth": 2, - "decodeToExecuteForwardDelay": 1, - "executeLSQRequestsQueueSize": 1, - "pwr_gating_latency": 300, - "fetch2CycleInput": true, - "executeMaxAccessesInMemory": 2, - "enableIdling": true, - "dtb_walker_cache": { - "replacement_policy": { - "eventq_index": 0, - "path": "system.cpu_cluster.cpus.dtb_walker_cache.replacement_policy", - "type": "LRURP", - "name": "replacement_policy", - "cxx_class": "LRURP" - }, - "cpu_side": { - "peer": "system.cpu_cluster.cpus.dtb.walker.port", - "role": "SLAVE" - }, - "clusivity": "mostly_incl", - "prefetcher": null, - "system": "system", - "write_buffers": 16, - "response_latency": 4, - "cxx_class": "Cache", - "size": 1024, - "type": "Cache", - "clk_domain": "system.cpu_cluster.clk_domain", - "max_miss_count": 0, - "eventq_index": 0, - "default_p_state": "UNDEFINED", - "p_state_clk_gate_max": 1000000000000, - "mem_side": { - "peer": "system.cpu_cluster.toL2Bus.slave[3]", - "role": "MASTER" - }, - "mshrs": 6, - "writeback_clean": false, - "p_state_clk_gate_min": 1000, - "tags": { - "size": 1024, - "tag_latency": 4, - "replacement_policy": "system.cpu_cluster.cpus.dtb_walker_cache.replacement_policy", - "name": "tags", - "p_state_clk_gate_min": 1000, - "eventq_index": 0, - "p_state_clk_gate_bins": 20, - "default_p_state": "UNDEFINED", - "clk_domain": "system.cpu_cluster.clk_domain", - "power_model": [], - "sequential_access": false, - "assoc": 8, - "warmup_percentage": 0, - "cxx_class": "BaseSetAssoc", - "p_state_clk_gate_max": 1000000000000, - "path": "system.cpu_cluster.cpus.dtb_walker_cache.tags", - "block_size": 64, - "type": "BaseSetAssoc", - "data_latency": 4 - }, - "tgts_per_mshr": 8, - "demand_mshr_reserve": 1, - "power_model": [], - "addr_ranges": [ - "0:18446744073709551615:0:0:0:0" - ], - "is_read_only": false, - "warmup_percentage": 0, - "prefetch_on_access": false, - "path": "system.cpu_cluster.cpus.dtb_walker_cache", - "data_latency": 4, - "tag_latency": 4, - "name": "dtb_walker_cache", - "p_state_clk_gate_bins": 20, - "sequential_access": false, - "assoc": 8 - }, - "executeLSQStoreBufferSize": 5, - "workload": [ - { - "uid": 100, - "pid": 100, - "kvmInSE": false, - "cxx_class": "Process", - "executable": "/home/eder/gem5_tnt/benchmarks/test-suite/SingleSource/Benchmarks/CoyoteBench/almabench", - "drivers": [], - "system": "system", - "gid": 100, - "eventq_index": 0, - "env": [], - "maxStackSize": 67108864, - "ppid": 0, - "type": "Process", - "cwd": "/media/disk2/gem5_tnt/gem5", - "pgid": 100, - "simpoint": 0, - "euid": 100, - "input": "cin", - "path": "system.cpu_cluster.cpus.workload", - "name": "workload", - "cmd": [ - "/home/eder/gem5_tnt/benchmarks/test-suite/SingleSource/Benchmarks/CoyoteBench/almabench" - ], - "errout": "cerr", - "useArchPT": false, - "egid": 100, - "output": "cout" - } - ], - "name": "cpus", - "executeSetTraceTimeOnIssue": false, - "dtb": { - "name": "dtb", - "is_stage2": false, - "sys": "system", - "eventq_index": 0, - "cxx_class": "ArmISA::TLB", - "walker": { - "p_state_clk_gate_min": 1000, - "name": "walker", - "is_stage2": false, - "p_state_clk_gate_bins": 20, - "cxx_class": "ArmISA::TableWalker", - "clk_domain": "system.cpu_cluster.clk_domain", - "power_model": [], - "sys": "system", - "eventq_index": 0, - "default_p_state": "UNDEFINED", - "p_state_clk_gate_max": 1000000000000, - "path": "system.cpu_cluster.cpus.dtb.walker", - "type": "ArmTableWalker", - "port": { - "peer": "system.cpu_cluster.cpus.dtb_walker_cache.cpu_side", - "role": "MASTER" - }, - "num_squash_per_cycle": 2 - }, - "path": "system.cpu_cluster.cpus.dtb", - "type": "ArmTLB", - "size": 256 - }, - "simpoint_start_insts": [], - "wait_for_remote_gdb": false, - "executeSetTraceTimeOnCommit": true, - "tracer": { - "eventq_index": 0, - "path": "system.cpu_cluster.cpus.tracer", - "type": "ExeTracer", - "name": "tracer", - "cxx_class": "Trace::ExeTracer" - }, - "threadPolicy": "RoundRobin", - "executeAllowEarlyMemoryIssue": true, - "fetch1LineWidth": 0, - "branchPred": { - "numThreads": 1, - "BTBEntries": 128, - "cxx_class": "TournamentBP", - "indirectPathLength": 3, - "globalCtrBits": 2, - "choicePredictorSize": 1024, - "indirectHashGHR": true, - "eventq_index": 0, - "localHistoryTableSize": 64, - "type": "TournamentBP", - "indirectSets": 256, - "indirectWays": 2, - "choiceCtrBits": 2, - "useIndirect": true, - "localCtrBits": 2, - "path": "system.cpu_cluster.cpus.branchPred", - "localPredictorSize": 64, - "RASSize": 8, - "globalPredictorSize": 1024, - "name": "branchPred", - "indirectHashTargets": true, - "instShiftAmt": 2, - "indirectTagSize": 16, - "BTBTagSize": 18 - }, - "dcache": { - "replacement_policy": { - "eventq_index": 0, - "path": "system.cpu_cluster.cpus.dcache.replacement_policy", - "type": "LRURP", - "name": "replacement_policy", - "cxx_class": "LRURP" - }, - "cpu_side": { - "peer": "system.cpu_cluster.cpus.dcache_port", - "role": "SLAVE" - }, - "clusivity": "mostly_incl", - "prefetcher": { - "queue_squash": true, - "on_miss": false, - "tag_prefetch": true, - "cache_snoop": false, - "cxx_class": "StridePrefetcher", - "latency": 1, - "use_master_id": true, - "degree": 4, - "max_conf": 7, - "on_inst": true, - "clk_domain": "system.cpu_cluster.clk_domain", - "eventq_index": 0, - "default_p_state": "UNDEFINED", - "p_state_clk_gate_max": 1000000000000, - "on_read": true, - "queue_filter": true, - "start_conf": 4, - "type": "StridePrefetcher", - "p_state_clk_gate_min": 1000, - "on_data": true, - "on_write": true, - "power_model": [], - "sys": "system", - "queue_size": 4, - "path": "system.cpu_cluster.cpus.dcache.prefetcher", - "table_assoc": 4, - "table_sets": 16, - "name": "prefetcher", - "p_state_clk_gate_bins": 20, - "min_conf": 0, - "thresh_conf": 4 - }, - "system": "system", - "write_buffers": 4, - "response_latency": 1, - "cxx_class": "Cache", - "size": 32768, - "type": "Cache", - "clk_domain": "system.cpu_cluster.clk_domain", - "max_miss_count": 0, - "eventq_index": 0, - "default_p_state": "UNDEFINED", - "p_state_clk_gate_max": 1000000000000, - "mem_side": { - "peer": "system.cpu_cluster.toL2Bus.slave[1]", - "role": "MASTER" - }, - "mshrs": 4, - "writeback_clean": false, - "p_state_clk_gate_min": 1000, - "tags": { - "size": 32768, - "tag_latency": 1, - "replacement_policy": "system.cpu_cluster.cpus.dcache.replacement_policy", - "name": "tags", - "p_state_clk_gate_min": 1000, - "eventq_index": 0, - "p_state_clk_gate_bins": 20, - "default_p_state": "UNDEFINED", - "clk_domain": "system.cpu_cluster.clk_domain", - "power_model": [], - "sequential_access": false, - "assoc": 4, - "warmup_percentage": 0, - "cxx_class": "BaseSetAssoc", - "p_state_clk_gate_max": 1000000000000, - "path": "system.cpu_cluster.cpus.dcache.tags", - "block_size": 64, - "type": "BaseSetAssoc", - "data_latency": 1 - }, - "tgts_per_mshr": 8, - "demand_mshr_reserve": 1, - "power_model": [], - "addr_ranges": [ - "0:18446744073709551615:0:0:0:0" - ], - "is_read_only": false, - "warmup_percentage": 0, - "prefetch_on_access": false, - "path": "system.cpu_cluster.cpus.dcache", - "data_latency": 1, - "tag_latency": 1, - "name": "dcache", - "p_state_clk_gate_bins": 20, - "sequential_access": false, - "assoc": 4 - }, - "path": "system.cpu_cluster.cpus", - "fetch1ToFetch2ForwardDelay": 1, - "decodeInputBufferSize": 3 - } - ], - "l2": { - "replacement_policy": { - "eventq_index": 0, - "path": "system.cpu_cluster.l2.replacement_policy", - "type": "LRURP", - "name": "replacement_policy", - "cxx_class": "LRURP" - }, - "cpu_side": { - "peer": "system.cpu_cluster.toL2Bus.master[0]", - "role": "SLAVE" - }, - "clusivity": "mostly_incl", - "prefetcher": null, - "system": "system", - "write_buffers": 16, - "response_latency": 5, - "cxx_class": "Cache", - "size": 1048576, - "type": "Cache", - "clk_domain": "system.cpu_cluster.clk_domain", - "max_miss_count": 0, - "eventq_index": 0, - "default_p_state": "UNDEFINED", - "p_state_clk_gate_max": 1000000000000, - "mem_side": { - "peer": "system.membus.slave[1]", - "role": "MASTER" - }, - "mshrs": 4, - "writeback_clean": false, - "p_state_clk_gate_min": 1000, - "tags": { - "size": 1048576, - "tag_latency": 13, - "replacement_policy": "system.cpu_cluster.l2.replacement_policy", - "name": "tags", - "p_state_clk_gate_min": 1000, - "eventq_index": 0, - "p_state_clk_gate_bins": 20, - "default_p_state": "UNDEFINED", - "clk_domain": "system.cpu_cluster.clk_domain", - "power_model": [], - "sequential_access": false, - "assoc": 16, - "warmup_percentage": 0, - "cxx_class": "BaseSetAssoc", - "p_state_clk_gate_max": 1000000000000, - "path": "system.cpu_cluster.l2.tags", - "block_size": 64, - "type": "BaseSetAssoc", - "data_latency": 13 - }, - "tgts_per_mshr": 8, - "demand_mshr_reserve": 1, - "power_model": [], - "addr_ranges": [ - "0:18446744073709551615:0:0:0:0" - ], - "is_read_only": false, - "warmup_percentage": 0, - "prefetch_on_access": false, - "path": "system.cpu_cluster.l2", - "data_latency": 13, - "tag_latency": 13, - "name": "l2", - "p_state_clk_gate_bins": 20, - "sequential_access": false, - "assoc": 16 - }, - "eventq_index": 0, - "cxx_class": "SubSystem", - "path": "system.cpu_cluster", - "toL2Bus": { - "point_of_coherency": false, - "system": "system", - "response_latency": 1, - "cxx_class": "CoherentXBar", - "forward_latency": 0, - "clk_domain": "system.cpu_cluster.clk_domain", - "point_of_unification": true, - "width": 64, - "eventq_index": 0, - "default_p_state": "UNDEFINED", - "p_state_clk_gate_max": 1000000000000, - "master": { - "peer": [ - "system.cpu_cluster.l2.cpu_side" - ], - "role": "MASTER" - }, - "type": "CoherentXBar", - "frontend_latency": 1, - "slave": { - "peer": [ - "system.cpu_cluster.cpus.icache.mem_side", - "system.cpu_cluster.cpus.dcache.mem_side", - "system.cpu_cluster.cpus.itb_walker_cache.mem_side", - "system.cpu_cluster.cpus.dtb_walker_cache.mem_side" - ], - "role": "SLAVE" - }, - "p_state_clk_gate_min": 1000, - "snoop_filter": { - "name": "snoop_filter", - "system": "system", - "max_capacity": 8388608, - "eventq_index": 0, - "cxx_class": "SnoopFilter", - "path": "system.cpu_cluster.toL2Bus.snoop_filter", - "type": "SnoopFilter", - "lookup_latency": 0 - }, - "power_model": [], - "path": "system.cpu_cluster.toL2Bus", - "snoop_response_latency": 1, - "name": "toL2Bus", - "p_state_clk_gate_bins": 20, - "use_default_range": false - }, - "type": "SubSystem" - }, - "multi_thread": false, - "external_memory": { - "name": "external_memory", - "p_state_clk_gate_min": 1000, - "p_state_clk_gate_bins": 20, - "default_p_state": "UNDEFINED", - "clk_domain": "system.clk_domain", - "power_model": [], - "addr_ranges": [ - "0:2147483647:0:0:0:0" - ], - "eventq_index": 0, - "port_type": "tlm_slave", - "cxx_class": "ExternalSlave", - "p_state_clk_gate_max": 1000000000000, - "path": "system.external_memory", - "type": "ExternalSlave", - "port": { - "peer": "system.membus.master[0]", - "role": "SLAVE" - }, - "port_data": "transactor" - }, - "exit_on_work_items": false, - "work_item_id": -1, - "num_work_ids": 16 - }, - "time_sync_period": 100000000000, - "eventq_index": 0, - "time_sync_spin_threshold": 100000000, - "cxx_class": "Root", - "path": "root", - "time_sync_enable": false, - "type": "Root", - "full_system": false -} \ No newline at end of file diff --git a/DRAMSys/gem5/gem5_se/hello b/DRAMSys/gem5/gem5_se/hello-ARM/hello old mode 100755 new mode 100644 similarity index 100% rename from DRAMSys/gem5/gem5_se/hello rename to DRAMSys/gem5/gem5_se/hello-ARM/hello diff --git a/DRAMSys/gem5/configs/hello.ini b/DRAMSys/gem5/gem5_se/hello-ARM/hello.ini similarity index 99% rename from DRAMSys/gem5/configs/hello.ini rename to DRAMSys/gem5/gem5_se/hello-ARM/hello.ini index 68e4e31e..065f0e52 100644 --- a/DRAMSys/gem5/configs/hello.ini +++ b/DRAMSys/gem5/gem5_se/hello-ARM/hello.ini @@ -355,7 +355,7 @@ eventq_index=0 [system.cpu.workload] type=Process -cmd=../../DRAMSys/gem5/gem5_se/hello +cmd=../../DRAMSys/gem5/gem5_se/hello-ARM/hello cwd= drivers= egid=100 @@ -363,7 +363,7 @@ env= errout=cerr euid=100 eventq_index=0 -executable=../../DRAMSys/gem5/gem5_se/hello +executable=../../DRAMSys/gem5/gem5_se/hello-ARM/hello gid=100 input=cin kvmInSE=false diff --git a/DRAMSys/gem5/gem5_se/hello-x86/config.dot b/DRAMSys/gem5/gem5_se/hello-x86/config.dot deleted file mode 100644 index 8b3a6ae1..00000000 --- a/DRAMSys/gem5/gem5_se/hello-x86/config.dot +++ /dev/null @@ -1,275 +0,0 @@ -digraph G { -ranksep="1.3"; -subgraph cluster_root { -color="#000000"; -fillcolor="#bab6ae"; -fontcolor="#000000"; -fontname=Arial; -fontsize=14; -label="root \n: Root"; -shape=Mrecord; -style="rounded, filled"; -tooltip="eventq_index=0 full_system=false sim_quantum=0 time_sync_enable=false time_sync_period=100000000000 time_sync_spin_threshold=100000000"; -subgraph cluster_system { -color="#000000"; -fillcolor="#e4e7eb"; -fontcolor="#000000"; -fontname=Arial; -fontsize=14; -label="system \n: System"; -shape=Mrecord; -style="rounded, filled"; -tooltip="boot_osflags=a cache_line_size=64 clk_domain=system.clk_domain default_p_state=UNDEFINED eventq_index=0 exit_on_work_items=false init_param=0 kernel= kernel_addr_check=false kernel_extras= kvm_vm=Null load_addr_mask=18446744073709551615 load_offset=0 mem_mode=timing mem_ranges=0:536870911:0:0:0:0 memories=system.physmem mmap_using_noreserve=false multi_thread=false num_work_ids=16 p_state_clk_gate_bins=20 p_state_clk_gate_max=1000000000000 p_state_clk_gate_min=1000 power_model= readfile= symbolfile= thermal_components= thermal_model=Null work_begin_ckpt_count=0 work_begin_cpu_id_exit=-1 work_begin_exit_count=0 work_cpus_ckpt_count=0 work_end_ckpt_count=0 work_end_exit_count=0 work_item_id=-1"; -system_system_port [color="#000000", fillcolor="#b6b8bc", fontcolor="#000000", fontname=Arial, fontsize=14, label=system_port, shape=Mrecord, style="rounded, filled"]; -subgraph cluster_system_membus { -color="#000000"; -fillcolor="#6f798c"; -fontcolor="#000000"; -fontname=Arial; -fontsize=14; -label="membus \n: SystemXBar"; -shape=Mrecord; -style="rounded, filled"; -tooltip="clk_domain=system.clk_domain default_p_state=UNDEFINED eventq_index=0 forward_latency=4 frontend_latency=3 p_state_clk_gate_bins=20 p_state_clk_gate_max=1000000000000 p_state_clk_gate_min=1000 point_of_coherency=true point_of_unification=true power_model= response_latency=2 snoop_filter=system.membus.snoop_filter snoop_response_latency=4 system=system use_default_range=false width=16"; -system_membus_master [color="#000000", fillcolor="#586070", fontcolor="#000000", fontname=Arial, fontsize=14, label=master, shape=Mrecord, style="rounded, filled"]; -system_membus_slave [color="#000000", fillcolor="#586070", fontcolor="#000000", fontname=Arial, fontsize=14, label=slave, shape=Mrecord, style="rounded, filled"]; -subgraph cluster_system_membus_snoop_filter { -color="#000000"; -fillcolor="#bab6ae"; -fontcolor="#000000"; -fontname=Arial; -fontsize=14; -label="snoop_filter \n: SnoopFilter"; -shape=Mrecord; -style="rounded, filled"; -tooltip="eventq_index=0 lookup_latency=1 max_capacity=8388608 system=system"; -} - -} - -subgraph cluster_system_external_memory { -color="#000000"; -fillcolor="#bab6ae"; -fontcolor="#000000"; -fontname=Arial; -fontsize=14; -label="external_memory \n: ExternalSlave"; -shape=Mrecord; -style="rounded, filled"; -tooltip="addr_ranges=0:536870911:0:0:0:0 clk_domain=system.clk_domain default_p_state=UNDEFINED eventq_index=0 p_state_clk_gate_bins=20 p_state_clk_gate_max=1000000000000 p_state_clk_gate_min=1000 port_data=transactor port_type=tlm_slave power_model="; -system_external_memory_port [color="#000000", fillcolor="#94918b", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=Mrecord, style="rounded, filled"]; -} - -subgraph cluster_system_voltage_domain { -color="#000000"; -fillcolor="#bab6ae"; -fontcolor="#000000"; -fontname=Arial; -fontsize=14; -label="voltage_domain \n: VoltageDomain"; -shape=Mrecord; -style="rounded, filled"; -tooltip="eventq_index=0 voltage=1.0"; -} - -subgraph cluster_system_physmem { -color="#000000"; -fillcolor="#5e5958"; -fontcolor="#000000"; -fontname=Arial; -fontsize=14; -label="physmem \n: SimpleMemory"; -shape=Mrecord; -style="rounded, filled"; -tooltip="bandwidth=73.000000 clk_domain=system.clk_domain conf_table_reported=true default_p_state=UNDEFINED eventq_index=0 in_addr_map=true kvm_map=true latency=30000 latency_var=0 null=false p_state_clk_gate_bins=20 p_state_clk_gate_max=1000000000000 p_state_clk_gate_min=1000 power_model= range=0:134217727:0:0:0:0"; -} - -subgraph cluster_system_clk_domain { -color="#000000"; -fillcolor="#bab6ae"; -fontcolor="#000000"; -fontname=Arial; -fontsize=14; -label="clk_domain \n: SrcClockDomain"; -shape=Mrecord; -style="rounded, filled"; -tooltip="clock=1000 domain_id=-1 eventq_index=0 init_perf_level=0 voltage_domain=system.voltage_domain"; -} - -subgraph cluster_system_cpu_voltage_domain { -color="#000000"; -fillcolor="#bab6ae"; -fontcolor="#000000"; -fontname=Arial; -fontsize=14; -label="cpu_voltage_domain \n: VoltageDomain"; -shape=Mrecord; -style="rounded, filled"; -tooltip="eventq_index=0 voltage=1.0"; -} - -subgraph cluster_system_dvfs_handler { -color="#000000"; -fillcolor="#bab6ae"; -fontcolor="#000000"; -fontname=Arial; -fontsize=14; -label="dvfs_handler \n: DVFSHandler"; -shape=Mrecord; -style="rounded, filled"; -tooltip="domains= enable=false eventq_index=0 sys_clk_domain=system.clk_domain transition_latency=100000000"; -} - -subgraph cluster_system_cpu_clk_domain { -color="#000000"; -fillcolor="#bab6ae"; -fontcolor="#000000"; -fontname=Arial; -fontsize=14; -label="cpu_clk_domain \n: SrcClockDomain"; -shape=Mrecord; -style="rounded, filled"; -tooltip="clock=500 domain_id=-1 eventq_index=0 init_perf_level=0 voltage_domain=system.cpu_voltage_domain"; -} - -subgraph cluster_system_cpu { -color="#000000"; -fillcolor="#bbc6d9"; -fontcolor="#000000"; -fontname=Arial; -fontsize=14; -label="cpu \n: TimingSimpleCPU"; -shape=Mrecord; -style="rounded, filled"; -tooltip="branchPred=Null checker=Null clk_domain=system.cpu_clk_domain cpu_id=0 default_p_state=UNDEFINED do_checkpoint_insts=true do_quiesce=true do_statistics_insts=true dtb=system.cpu.dtb eventq_index=0 function_trace=false function_trace_start=0 interrupts=system.cpu.interrupts isa=system.cpu.isa itb=system.cpu.itb max_insts_all_threads=0 max_insts_any_thread=0 max_loads_all_threads=0 max_loads_any_thread=0 numThreads=1 p_state_clk_gate_bins=20 p_state_clk_gate_max=1000000000000 p_state_clk_gate_min=1000 power_gating_on_idle=false power_model= profile=0 progress_interval=0 pwr_gating_latency=300 simpoint_start_insts= socket_id=0 switched_out=false syscallRetryLatency=10000 system=system tracer=system.cpu.tracer wait_for_remote_gdb=false workload=system.cpu.workload"; -system_cpu_icache_port [color="#000000", fillcolor="#959ead", fontcolor="#000000", fontname=Arial, fontsize=14, label=icache_port, shape=Mrecord, style="rounded, filled"]; -system_cpu_dcache_port [color="#000000", fillcolor="#959ead", fontcolor="#000000", fontname=Arial, fontsize=14, label=dcache_port, shape=Mrecord, style="rounded, filled"]; -subgraph cluster_system_cpu_workload { -color="#000000"; -fillcolor="#bab6ae"; -fontcolor="#000000"; -fontname=Arial; -fontsize=14; -label="workload \n: Process"; -shape=Mrecord; -style="rounded, filled"; -tooltip="cmd=tests/test-progs/hello/bin/x86/linux/hello cwd=/media/disk2/gem5_tnt/gem5 drivers= egid=100 env= errout=cerr euid=100 eventq_index=0 executable=tests/test-progs/hello/bin/x86/linux/hello gid=100 input=cin kvmInSE=false maxStackSize=67108864 output=cout pgid=100 pid=100 ppid=0 simpoint=0 system=system uid=100 useArchPT=false"; -} - -subgraph cluster_system_cpu_apic_clk_domain { -color="#000000"; -fillcolor="#bab6ae"; -fontcolor="#000000"; -fontname=Arial; -fontsize=14; -label="apic_clk_domain \n: DerivedClockDomain"; -shape=Mrecord; -style="rounded, filled"; -tooltip="clk_divider=16 clk_domain=system.cpu_clk_domain eventq_index=0"; -} - -subgraph cluster_system_cpu_dtb { -color="#000000"; -fillcolor="#bab6ae"; -fontcolor="#000000"; -fontname=Arial; -fontsize=14; -label="dtb \n: X86TLB"; -shape=Mrecord; -style="rounded, filled"; -tooltip="eventq_index=0 size=64 walker=system.cpu.dtb.walker"; -subgraph cluster_system_cpu_dtb_walker { -color="#000000"; -fillcolor="#9f9c95"; -fontcolor="#000000"; -fontname=Arial; -fontsize=14; -label="walker \n: X86PagetableWalker"; -shape=Mrecord; -style="rounded, filled"; -tooltip="clk_domain=system.cpu_clk_domain default_p_state=UNDEFINED eventq_index=0 num_squash_per_cycle=4 p_state_clk_gate_bins=20 p_state_clk_gate_max=1000000000000 p_state_clk_gate_min=1000 power_model= system=system"; -system_cpu_dtb_walker_port [color="#000000", fillcolor="#7f7c77", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=Mrecord, style="rounded, filled"]; -} - -} - -subgraph cluster_system_cpu_interrupts { -color="#000000"; -fillcolor="#c7a793"; -fontcolor="#000000"; -fontname=Arial; -fontsize=14; -label="interrupts \n: X86LocalApic"; -shape=Mrecord; -style="rounded, filled"; -tooltip="clk_domain=system.cpu.apic_clk_domain default_p_state=UNDEFINED eventq_index=0 int_latency=1000 p_state_clk_gate_bins=20 p_state_clk_gate_max=1000000000000 p_state_clk_gate_min=1000 pio_addr=2305843009213693952 pio_latency=100000 power_model= system=system"; -system_cpu_interrupts_int_slave [color="#000000", fillcolor="#9f8575", fontcolor="#000000", fontname=Arial, fontsize=14, label=int_slave, shape=Mrecord, style="rounded, filled"]; -system_cpu_interrupts_int_master [color="#000000", fillcolor="#9f8575", fontcolor="#000000", fontname=Arial, fontsize=14, label=int_master, shape=Mrecord, style="rounded, filled"]; -system_cpu_interrupts_pio [color="#000000", fillcolor="#9f8575", fontcolor="#000000", fontname=Arial, fontsize=14, label=pio, shape=Mrecord, style="rounded, filled"]; -} - -subgraph cluster_system_cpu_itb { -color="#000000"; -fillcolor="#bab6ae"; -fontcolor="#000000"; -fontname=Arial; -fontsize=14; -label="itb \n: X86TLB"; -shape=Mrecord; -style="rounded, filled"; -tooltip="eventq_index=0 size=64 walker=system.cpu.itb.walker"; -subgraph cluster_system_cpu_itb_walker { -color="#000000"; -fillcolor="#9f9c95"; -fontcolor="#000000"; -fontname=Arial; -fontsize=14; -label="walker \n: X86PagetableWalker"; -shape=Mrecord; -style="rounded, filled"; -tooltip="clk_domain=system.cpu_clk_domain default_p_state=UNDEFINED eventq_index=0 num_squash_per_cycle=4 p_state_clk_gate_bins=20 p_state_clk_gate_max=1000000000000 p_state_clk_gate_min=1000 power_model= system=system"; -system_cpu_itb_walker_port [color="#000000", fillcolor="#7f7c77", fontcolor="#000000", fontname=Arial, fontsize=14, label=port, shape=Mrecord, style="rounded, filled"]; -} - -} - -subgraph cluster_system_cpu_isa { -color="#000000"; -fillcolor="#bab6ae"; -fontcolor="#000000"; -fontname=Arial; -fontsize=14; -label="isa \n: X86ISA"; -shape=Mrecord; -style="rounded, filled"; -tooltip="eventq_index=0"; -} - -subgraph cluster_system_cpu_tracer { -color="#000000"; -fillcolor="#bab6ae"; -fontcolor="#000000"; -fontname=Arial; -fontsize=14; -label="tracer \n: ExeTracer"; -shape=Mrecord; -style="rounded, filled"; -tooltip="eventq_index=0"; -} - -} - -} - -} - -system_system_port -> system_membus_slave; -system_membus_master -> system_cpu_interrupts_pio; -system_membus_master -> system_cpu_interrupts_int_slave; -system_membus_master -> system_external_memory_port; -system_cpu_icache_port -> system_membus_slave; -system_cpu_dcache_port -> system_membus_slave; -system_cpu_dtb_walker_port -> system_membus_slave; -system_cpu_interrupts_int_master -> system_membus_slave; -system_cpu_itb_walker_port -> system_membus_slave; -} diff --git a/DRAMSys/gem5/gem5_se/hello-x86/config.dot.pdf b/DRAMSys/gem5/gem5_se/hello-x86/config.dot.pdf deleted file mode 100644 index e1f465e94cd67dd648e99a8f03073c4ab00c4b78..0000000000000000000000000000000000000000 GIT binary patch literal 0 HcmV?d00001 literal 18335 zcma%jV~{A#vhCQmZQHhO+qP$qZQHhI_Sm*<8+(kmzjN-naUXuXj*hOb?A5(8tD`Gw zWkfcqf`}L`BONOgY0Gu(2NW{_1A)Df6%-E-0lkc=owB=fU z9be7(`!ZJ2YG?Z6`*YTx&0(AMWrJ-f179~p0@TwYb9G{W{x4dTujceW#1vnT55s8| z#w+Skte3YdCMyanqhvJ=e<<7u&XSSrS20uy@A=}#NK-d90GcN>ik{_1Dy0H_g`W7r zbKcR3qDOmB3Tpr%a!R9T2l{@*?t6CV-zPj?KEj4Wr!fwN;v3&k7)vw`)ap}*YvJQ2 z!FP8uxLGvudvtr+J-w~Br+4jced7JUrupq^IyCKjeO@g(n6u(^F8<8ek!}9stD8Gj z-vIgX@$x>Ex?JmQIt_!bR|{yc2>`5&D4DZaUQfS>XhGVcnI|J^(0ZmY{c23*=p|b< zX-XwXkcQDi?B6l8{W7+p0(^$#JVW9BLob36=PRn94UE7gic};A`8G6UWZ=u zK)k}V{rRzy3N}o&I|jvXG(FfH-_&pDNUwRu++4eqEUL`2%wmJ;Gqe*JAp|!sbnq3! z-JtTMVaV{uF(2hIVhE^I4Vap{QP(6DOEiA+!f6g@OieY~#f>zAYr>ZR&LdgFhnyAq zSIP{LsIE8>qfuH7Sd)?YOk?lpvYRww=Co*4g=wtXyVf1QeU7CYj#<^K@+UpZW=<5l ze=^$3!>u~b-gWbdsvnctYodTNl>{jc2wE?eXRYP5Sjd_PV90RpFCCDpnsO;|>P@Qf zE${;gamXZ-GE&KRI@q&PWswNLtT`u{a9+l4wzn!-2%|N0w%ppg*)5MS)Uc#xcK>cy zHTCyt+m5%z{t5A>aCDuenu%}Ks6~|i<4Ld|1(-KxSU;}%!@f{pZA^@*J1$VlcXTfr z3trpXx3Jb(N)x+dBw5-raT2}lLkS-o2=N+zP?x0ARwisfCE%F~_?RdIN*Gr8{1$5# zJy!#tW$AkPvHmO_FWp$J=3OQ;JHQ?KMgy-paY-B2#n9imz`~$ zXrfJR#4Nny9y9wE5b`c}!4h_*A_ylM4*|v{!f9F=P`$#rp;<1eQx_hE>)ya}o=<5$zqD_tz+um=MTNefuaum7 z{Rp*rIZQdTAISXq!(074&cmxO-OrwcsPyi-nJA5a2Y+Tr_jmf4Gx9kGlf@G4zqp8s zQ=4UEuX0zh=1Dl9tPvOwZXbZP_^fhJ6q$sXv$Eu$7u-~;*=Q$*^NEL!Kx|%bk^07yRHCItb|14FH$t~u_X~&(YT$f6mxDSV>$K|ji#%XaU+8yxuQ^9aTT40 z=w3pzT~25|ymf5L_rB}8oOV+*?FliciU@MOj+-6l$L2;4gJ9n@VZ^b&sv}Z3ekn|P zNYt$RSaGD1do)W`%AlC5mKr|bqCHkD+z1AYeM za;#iPgM37-lS$-Z)pOghYE0^SicgK5T3nWuORV=S_KZu64x4gdv>Se4>a$&WFp)sWk}}AcE_&sv{}co56K@>$1}{Ee#tBquacra?-TC$1PIsZ zs|V!>VP6PbFLu83sh`gJ(|KII`qiRx$m&+MF+{nMMl%6lwa-T0@!>3q< z?iWtA9}P2?&T?1iJP!t35O5B2Jnf=v3I_~BBXP=VV4si7?z=m++QWs*K(8#D)35%e zcJ08477NG!%)nEc*axF$m8%;cJD6M7a>{f4Rou1vI03!K zQNxTLZtSR>XEM3=m6&Z{0w4%Big7d2b_i_tQ@&`HiuJ0=(>W~CxKH`wt#>3Hgmk4POP&rkpKiKJE!HJr_D< zt_Aqbw$v41a6Vh#(7#`q;PP`?MxC!K*(i4wdhF{Wk6hg2V^9%~vqN8-?aF-B{mm95 z7qg+U;GOnxvU7x!LAwpRST|^=6nt!;0M)pv*;=H#j?h_R73xs&8jQy*tvE=R0X$qe z^b|GaLAU{hZb)0cXe{;@I>_LGb&J=7;VBk9dF!X{a>>Bpj(BYc=y)UIk zl6OKNuluR_S#HTAlSJ&h6_WO7=naM0*&}O4UY(dO%6{7_~ z)znG6l$f|y&tAW zEmJN9q5V=5G+qy^`LTW9_ebNyPc&i-saw^Orr4VD{{Q+cH8328id2QBtTd9*-r%}Bf^$EkEDWwZ~ToxnuY@aVEp{KWk$ zH0QV<^Bg?^%f=kkIFK#Wz@HgE$UbNWjK%ZH@?2X{5N~4b$?&oW&^Q)U1hIF1jK3O( zYY7J5#zW`pQRT0WFV7zX*noXyefKi8i*p({F-0~Ph-}FfT{o3CdwIs0&-FSeu0Ft2< zKVsFh$45j_d1kzAtU58>h5H92)aB|0emlvDMSU4RH7`*hnCBr(XpiF1cqt^QOzmOg zkQKU)_vw^pO{W13jBNm+iMDHU^odjMXEG$sGcW{pP%@|)C?Td;ntzQoD`c?TahOf? zZ5GDgk>|l_k}s0U-Qe7llYRk6@303^TFGF;M?Nu`<*VhX*z(&XWr<+@b&~@1(gs1= zTx%-FGLS0;{NHZQ(JFB*o>=Sq`YU{KckQy`RJuMk;Bl%T!Vl!Qz#Wqa8kQ*xIK~ja z&W@=@-cXBmOQsTvK9U^P-MIny7d;X~TWQyDQ zTLgUWR~W{8zNg>=B=S0)EvNvx{W!bY z^S&tUt6uIA(gYJ;BIBGoC4h+L$ZZW4=mes0rv?MaoNZ}~PjJjkoQ;cY6c&ye0R{v= zRd%P0RGz@=uWiouO}DfkUh3c7#~P3E2B8(eJNyS@uC-|W&*cgNOS?#Pr49F`d+(>; z8$7vpJqMJjoymU*lfP&GNSc3i%s=g4CBw|b$np>1pDxpXE1rL898nJ!ab=gk`i6jq z=O4r0joy&qZ-;gE?8QM8J{6l8!`5&_+fs2#t zzufpIT;abc5mPryV^bw@p?@I%6{nJ^v%Ra6v8gk`KVzo!Kf+@F+y6gQBgcQc_5V_h z|IqwfUNRCea=kdpAbceARu>vokB!}OZ<#B!@BNEtB&^<03k{U7^2`a=;Y}iU#6e+ zDu@&tA&5454PJvfztVSkh!ovo&&$G|;mHqvhfsvdS85@k-q)U%C?5X4hU5Wh2-)u! zQs~pab4M6Gfr_wTxd$ZZ5X;#Xi@wk!rgSQNHDt?>!UpTh!sq^n7y1-((|2p~NpHy; z=HzM3`Jo%sPo#n^@$}}08r_xl%Vfu@MNeGo4|Xu7;nsAUf*okGKTdqxL2%zWJu1%X zeV$4-K|0yI<3Jw|a2|roK^rRhuYO;$Fv>+krzL|A4KN;yQd12YK@sz2nhb>;Dypi--m|bf9k|qV zsOdgCv67LqD(P`ezLq32>XJU7E3fT74yB`e9E*p)7`p(10n8oKSW~r}Va!NtoSu(J zlrr?#TWI)tx*Azpo#Z?#1^mVyNugU=V|t|5g_=fskCZ6w87XjK%a5(EH?KShOqHSZ zY`2Yut*1AqJnWyG=hLHNV@ALjHHX0XGDdM?hcyITFX|DaF@vPQOtSIt6^$3O`=K%8 zHOv=-_*xmI^kr>tc{_3~c~e?^U)miu*2;|iE7$M)>8e58 zx_S@yi65Js(Q!0??%+>PO=kULW4diWq1^8AOhhl2*Et#Ikek@dv|+{*^2N2NZIi~_ z;5a%dKyMH6j^Lc=9dV{b!M$s+tJkn-H6w5k{&ac>bWLq~rksNKF#tyY9yzO|2uF%Z zl>pzpywj!n1;?h%w_EZG#HKs84R{k9i;7FlWPHYhnvpHqGv33YpS_4;{Rb6Aex!CQ zHPPSSLU}$@|9e3_g@sbpKE7w*mj6AimxpV^Nj^nyREs@k-{PGij8io+2**EO7`$IX^I?I}-Mv~v@-4GiBhtq)c*orDK1x5{^mNAe zqucqEWn-3jh<=})2w6(_wkk!O6eH4?>p4WDksMX6#7=Iwj=%$~Kga@nz`ek&83oY^ z!+?|rs54*>6oBd%JOT2rv9i&RrS;NxK2HU_RLQ0-+QSMagR-k6#xbYDj%@>hvEp+mGb6k;IqLpggRb0hnMS`j)%L{gWBU|};ARRz~^9jP=$ zz)j>dD6THt9wmCv44DhS1SB%B`(#(bsrY z{82A8o?rVF>(g;l0sFmPnX6m8YH+vH8qBoFt8qOe_Ssz~w_6wDH=W{mUwm&$IohV! zU)FXGd<)O6=dWo;D67B7irAM@13qQn+S%=dw`w^Wr=T*1_oPDGh4vhAMnap9Sh5vw zT?+H9+9=R?Y&dNoHN#6><`nQt$Vx$r3VHg^D{?BQSWDbDc~(164~1 z(gKGEPuVsU!C=gF#``ca-8f4VZke7i@A3g*z;fwCsL0gD(unAtEh*;|&ou;{(|q(^ zNLxSDNOY<07I4SFAO?y+TrAe`rgF2vY*tYjDU;+Qp`tRP5g#I$bw}Mye6Zx@QeM9D z&2M^A7N^1v!oVj_KpP*;tD$5tb*laDs_^~eALI*_7885z`gpHdcB)VHI0AR)(?Z(vO%m7%!6@ZpV^uvg<33d3Y?BPp>PAmipDO- z(#D?Rl;PNO@;U1`i}X(CuJxaod=||H*>n9uJ&%%e%Et(7XVcek+LuL`7{+qyIUD{;=6Byi{#Q1e9mfNSASG1PAjBxpl2Y%!9#OV-I zv>tE`HypqzUJb18qT{&7j*HKA$3K!K!;LQ(1c4-?Kp=D$>lBR>El?C>?E=FUic1VP za|v)1kE@Z-9CKw!X6!hzr-&H58P!sq zMcPHmXAjanB;J;@o3&RmEvGa<6mcVHTNXf;XmsW`F+peKUDF;3B`=K?QAd(Q%jaXi z^7LkXBS~LGG{E9pHOs>0e6&cBMGKhpy3||_@6Yy=vEwA?5gosby{$8U20ea#EjZ6m z;wXltCuRC(Q#pxTPA4yzVUdx!d!utPbZsfU=m4!LQIqDSC{wF!TfrbBD)VeWR@s!% zS8Nhzk~d4XZlkGP{=RbQxs;wUzKLDKw2OhfvZHdN$CTpL-yJxk+Xh z8x7Y*8X(swHN0THz#6eCz5BY4`y>86`*jqJ|NLRtiSPAk{pAshfAO{Voc3|Q>i0ST zkN>v6>gRC?hNO_J<6nVK{vr4@Sl4sse>lqfZTtQ8z4~?g>Z!$Z4JMWjVGX5ke@4hZ zhlcg({5koVJq?dzeE`kRcfx-;+UyhblWG)%pNnU1vgFvl2QGDjLG0WY$If7u`gZTa zpZq~6EL>8fE6&wtas6;;$ItRw5Saj4w0kmYSp4Vv`WyYr{8Oh+jel!tf!S{aW_|;p z1~mW4QoYA8g|5l(GxHv5`Am0y2GsA6JnW01 zuQK>UY+$;f)nXknbgJ+23y0KY2flrh|BC+#|K7RTbr@ccpJ4d_+}BIdI5xZ7x_KO} zNZkm{MNm+6nbe96MZm+^&5HYNW!v|1rU%yRG`Cl8%TxMZw(+2J!f=z92opnKQ=(*w z$%R`6xs{Gp!H)T|MSVj=5+fpC<90hq`Znj_({XKO6eKA)G1T+oU6+!ips+zZ=e}tT`JEy<|pzBsbSP?+oux=>66-{4CD4h7L>xjtZwYby~O(RKJPl~ z#ZhY4dn-;JMoCqv@olPp_dV1K$SvMwQR9D&?=`>Xji5|x@jHK?keM(0#<9z-w|m`h z+pTT2x_A6MQD-D=mYEc*xyaSzs3w}G*xWRhng-nHzWjDFueNo0#fnnSMwQ*EEIoi} zNvZadzdYkhc!wg!!% zVTejw%(r34y%q(g+eP|os!@|spV8UNxg4T0GQZBE9bz-mpbJ7Qk`8TuXlg`dJ-YDF z!=BizG4F<;)qm|lw?nC^6PnD2!(F5);41%pYW&LDoRpI3O{RfMko=XZB9J+Wo9A~! z%BBC_VDRtCy7~|wq_bhvPls*qpHDF5ahQ!{p4p!h%w=qJwtlWB+w62^y9c4~dmH^ulzXRTzu18N z1aN!Pg1q1+ILDX-fHQ*}=%_^7!Pt$nL!ubbD*RKVC6rN?!~*D{TohL*whF>J|Lm=# zT{e`Rw!Jg zK1r_a4A&*JmrSELCpC-nN{n|&Lh7bG z9bw958HZ=DGMr;kaG>x37M!at?;iaHJUOp)TIb@G5@(02^ zgzrZJVz0d?BrODv!Z6tUf&~*;(k$vzhaJfWL?-*=WNJkIO4K1#AA>_|KF&FikOG7P z#VXV!z(EMb!7DGZ2K_v&ObM>{`?Y)-b3Hh7`TS4jp)|BlW@e`{?RMq-i4})4x7t?4 zmYwK|5o->vyB-{3HqmP{{wmiB+sZ4T90s#5fcAa?{K!H*AU&oplz*T<$Gbg;yUVu) z)plO+Fm^ltysNb+-0x8M@)ukQ4@N+K%dlxT4<>lEW80a*OQuk!+!=x{!kKtW0xp}9 zs`M_4P+>C-Gd=qqJF*j$3SPYwnf_OgQe&I*9Ty)O+=Z0>NfcynT*m#_oz!TfBUso;M?U(*P|`orG|2`=X41=~b3%}- zf2fv0RGJnLo!#5d)9=qUWt`On6-ADq*E3m>(IMT28!#|b>s1iU79Agh5QGnmYVNM! zV_A6LKd*jLl-N4E>N}XEUlz*~hrw_BU-Wg3N1D^0E@1{l-=Nh-n%AD~pM zj|GMXCjnfUJN`m(xF0Yc;0u_;g$LTcFPv)f)!}P+bcQVfo5D1*gbtmBS%o>01-@eC zG3PKP$b!jdHo*i66%C~Y1M`kD3ipyFB3UCN2^1tDNK^_e3U~4HQNV4#^K@t-D>kzv zYSutDQIl0+90l#A?+*tdPtV^W#!VR8754kc1j&=S)0TbBSt!nugOX?}rd`lG=RBu9 zZ(Bk{dRYKTU8CZB+>mfUCT^C{qD7RViTW*-jdk{_|bp*8c6^z|b@9Co?j^s1P_pN4y$}!dPmHt^C zHdQK~4iNRDF}SYLk&9k8c}$XQHLPS12{V1p)(})+IZ2ImI~#$gdfZLZD*2rxvVAb_knGAz?u6F6!r{@w@ZqgjX2Ce!gNdpY(yNPLlpv3c%o^(-|5paCP9qYV8qV}IqTx{ z0f>^=CLwUQs3+3m*$wsdr5Q4Yabwff^+Cutn+U!t zO4ynCdM)wwMQM-7W%TL@W#Z^>)I2?X!r}P)_k?)wuY!2kp4f49cLMu7mu600W)58N zhx-SJ-#q>aWfU%!mZz*!9UA+&4v?Da>Uu_DYc9}>YzjjD8uO! z#Yrfrr1wVLm$8xIzs{gm-0kvZ9*I^VMXp5HEBLPCg}4=+tS7@A&%&KWZcaP8?A?;=6M>6mv+hvcyfM%!1~ zrzIjKX#01Iu*?}ffANS(M9a9cj)G{D$^syX+9aE{b?J>{<6!$OjZHt0dB%N~eil^! zXoO;W@@ay}fpyC;5Hs5KIWxE!263)e^I}aomn%B-eOf<`ntion?y&e283x$?vNz@DJGEoP|VN&53BpbjL0UN&daBIQ#LJW6y zcSpHDFwfJpy_$hxq<-JFV1$NcsiFsCugLaffa<1TehX%`-MM%Z+OY(!!c1`w1tMaL zLP)dG+AMfR4Mj>+Y=&%H6Wx$4Ipo@gMG#nu1iy7_1uw~JYZT-px>h@I*u#aDtwdOuwGusI-b5?++@6&&^ z%*uEz?HdIjIt#=eGkv1eVMzgQ_Y0Bv1~m!RRLAdCsi1A18vY~^*)K=VW{i_OPRD9 zG2_Ob_Jp6_aIkjrDKj+qe5Ox1N54}*d%4l?o&fa+Pc*POkWXp>h<&7GOz5ijXZNG7 z1O>jI+Q^c{M@@x%LqSg`wR{ z^~4?5r-pCg$8FOW{K(hIElDbF&{qXqbWsoSPl-=05_6Gq^v$7`1GWTe^Gg!Np;eJJ z`X1tg>wTZ@HDV`we-b~s1N|rmsbC$gf-to;`iF6%GZ6_CXI89_;iBZqJ5JJQezg5^ z2yan}l6DSx5Qgx2`;2zIExI0xT*O|4Uc?Zy1fgvs&cj1&M0~^o9h-a#65-(M1Hi~< zYp7H9@Ly$7IYeqA`QFa=ocDp@!Zg$Qogz1p5Me{cL_yBJL@tr}kp{-SRFQMkc!i*8 zqJR+$Z;cQ^R$&}8x#*I05HUm^qEvDFT@a%p7-$9RTLea$%~6$W6i$akIw<=z#A~9| zxM&?zh*wzHK>HmS7Nb;XM(@FcLJ|aSh6;T^%2Fe*$@vDOOCASYojL=6zCf4jr-UO2T-9sthvzQJX&fR2;*_Be=5!MXN#G#f6C%D32_kMb-**(E zhQn+RRRh@icoL(BnJHb%r%*3{v%CCEq)eF>f^EhOx?6$TaC<(G*!!QC^y(f>^mtNF zZC3wHb20tR2Nq~OC1B~WTUsFL(b^#14M^r;uy0~&3 zbS>bjy%)lbUh041!l>rf35#*v;qvLZfszj3TTSQ7$g~@wjB!+JXpjKcCb|%tQeqgVssd2u5@^CumP%U!{+KIdw+ll zYTVRxaiUJb%2L8!o$*J?PB^2e)6n{*cx~Eq{ z5zW8Xe!1YS_VdPk(93lEHSJT&kA9h&zG`vZoY*6!S##i$xy}5bMDxyIBo?NN1vs@- zAPV3bM5jVp`99UdVVFKd1g$;5u>6e_i((mdTZb7ICr&?b0 zQttk9ksLNSOjBaD=*os!4htN{T=t9Tk@6Xi$zV7m`7?u7Y}q--IE(ztu&51eJFLEX zrHQe^B3rtdJ5&dnN?D|puJ3rQ&ikoK%sAS-V~+IYw%e-<^wAOhT-H;JeB$1q&)@3C z)@Zhe-z)8>pP{h$Jj+)-=IhDcrS{i!y5G>@d{4sRTuls5PNMzUzoYkn2Z1jB^+}`lvmp_ z2ZyX1EdiiZoCDc+co~PX7jAinw0-08)T_@=)^45QCUZBD=oTIVqO--vKXL6EaTjDy zv)&KYhLKW%LMoW&CRhL3!8(Nlk%x@1#P&^^Ci3D&_fSOUqPE>kW$p~8cf5Ahw_z?{ zrNmaYrwW;ceE0jcz@ux1$)x|X&@jhOB5oB@7)Vb%6hbeA-FQo>vmULDg~q1uS~*p& zKjdY!kBKg3%MZ%A zGyOPGNR(HlD^hOHmyeYHQ1FXK$m^TTiQ{wHbPZj?D2@$+0`{@BC(){?g8g z)R|{-XGPJb)xFLrt*Y#q$`vAYYX*M)HLiDHeRE&E9oS>mFD6oXlMB_J?1FdXpP_&TCnxJ(J{~+;Ok|^rj-}V5Ki@A5B_naJfz#7@&2v zJ-vqh?idA({X|jnTS-y#^)IrOQ#Sbc;68Ctt9@70|GLQVtWZwf@trl^Hua>vR3P!& zD|v_!C$)lW@@HTUy2_q#bqv}vyn!k^9gCp=Y8fOB0H)Qb1trm77({&e)cln8J7gcv z^aVXEg1EnRG943*t-|yV4{O}&bh`h&Rj^g&ESaD~eW?0i_U6q*DF<78aG)Y#+GPAU zwXl%=LC zm1BUKE!Qs<-9fiLOxCocjZp0_SODFqbJqgB{UHf|v zg?i&?<8UBKr%Jb7r3$GkhvQPWQ4yLee1wfS%FaP?q>U%fv(|GA5&r5=pB6mLgFq8_ zBrhPm+*6+_yw6DhJFmk8@CR@GFfcHdR0X&ZFD72~V_#j5nX0@e24O9^lIjzQ7eme4 zZ*VhDG|yHKh?;$~lwWFZOTfK3`S0?0Yek59=K*%1upzlv@N#*5+y2wQ{4ZU%{p7rN z+2CxR2CRqmn?YqvD)nBCJn4^px4i!Md+@w>so)m+Zr15hJXO3Nh3uFx=o~BLf7lcB za^~VO{k?gMM;5R8hmo(Jb&Of|2P0+@0B6b6aPqeaF=2);`qeej`5yOpbBXa}KIV#C z^Fve6yzl=W)YE!^VoawJ?Z>$2->J;^AL!Dxn$RB8QhqwhL4kI z3nTH~i)8cYH4|wQ;a*CKgn~GoqeLTxt z*ii$hN*Wp}sPw?+zA~VHPUsI7clt;pK=zxk#gF$HeKBeC)pxS~d_nuY>&oG-EOD&n z;tmNd_0g?jUA@%f_bAFIR)iP%yxQ+~Wgjvq`9R1`txZ0p5GM!SE6~N-6OGMg;Ml{_7(AH{Nr`NN+^c#8lj7(Nm)_p<86{!ayV%8~mg97X+X5*8fG!jh>nn7BJ z#18Q#a?8yHV4rO%XoZLgp@q^)9;G4zC_Iv>{Yl`dkf$%()g(R(7C4j_YygiO79Wd` zRfqKq1vog)&^x$1UyvZ6{>44y-6vbNGLgaCMd}dAJb7Ro7D=C~g4rCjvsm!Fen<}H z6`H0UcgA_2q794EWZq7(k3huHi#V=azTCH4A5|ZU#-ukfqh{YCBFz`Ry>Li8<^@Ur zR7&}E^SGV}+>2WvU#xnz81yEkVLMAMH#m+TqbkflfS(?Jv#v5yu3S+EjjdZabv-2VT@|i47;{zx|OyyVf4{J zZl|&9kEcly%=W{tXl)Y!Zq&iVXF*(9o=5}KK&++c--wiA^~7K+!vexn+3BW?G63S> zNk%%1ri>!d0kg(Er5iF6$&n<5QP~oT_u0uOQqdx1;@M17}sta}{E5s?V2j=hPoKJPqYsijndwN)r_^t2>F`E; z^n>_EbtXPie$wAHGU3(isTivmZCH6sxoj7OF_m1o>8LDx`B%!{vV_A@0vRRo9;Dj+ zT%cssQ7Pcb_>^^&_SF6=-))7nN&*T8sGl>NC?9c9nngS%JayS>?RcP0$w(!tgb^^H z-_ikbC?0xmC4n#048;OfjUxSjqDjtDKtO-~E_tc$iX7;~A*r-c{eCtLyK1mhdvfPN z6eU&edZ~X(_VlUmnjZomkV9&C7wZQPk@M$bptp?x|LyWLN%D1l$-ftqF04Qg|Ol@em8p zg?S+aot>|rL>*Hm&;*nWNVG?3FYX(K>MHBQ1l3d9`vsKz=@sJ>#3bHdg2f$y#jS6B z^%*uIm;PnW@{GT*c00HBLfuEThSHZa0d^ekq}GuiP0b|&p5tp15Yo(JM6zBv|9j_m z4joS?26D3yOiPdtAN!xKj63s!xEbs`fE~ioUg1=I^o^X|7{62W;2UkzAKPmgko^_{ zWpfT7Vb?`jnzyyn8AR4OLCi8wvb$Ruk)9(Xs%c;BMSp#61X*r`OhZAisJNfQGIiJp z#rb)qX2O1l>%|67`?yRSuyKRr5R4+lmt|}H^XL%_LAJo`c&pEM+eSj`2zMvTbrVy? zl{W0Rm|eSSF9#(}Lt9rV)8QkJ#?MXiL-I8BQWbEkv}#%s>~#4)MQ&%XsQp3>hN_=N zh`JGN22B%9+jS#C-g>lF!1D-Q>`vO$r%Sx${SYpX_}%`)5}xWJD6ll5Qo%8*#*959 zrYIVs;+!CY(E)Z>APt594V1FUCDik9IqHIjKwSlmCuER*EO91DL_#j0yaa2IB;zejIOmv^cvR{Yy32akA+O;H?+V!f zZe!ZiWh9B!AK$3DqNPjd(baBTKHJ#xD+BXBFSHQ^7(rnH+vrf?`NMgR4bJdv;+e;pC^@?!NHKC4u6|BOu+t;II%vd*wJ$YyrcXhgT9@;;uNeftW zGlB9(fdMwzJT(M8Ci}5w&xF?3iCX4r5=#kQZM~gP^FEmEYMqzU zrbxUAs8oz>1rC49mdJ<`YN`E_-979wE#AA&Wc)PqH%GeL&uzi(m1}e(RyThNNcFsW*qguY0rngJ2YWpnPjJ%$A6^iCL-f9L z4lzCGM9JbcGYYM6XEPkG!0<`984h*_;2wMQ2R*Up3-Q2%*#ob~jNYiI zt2a<@*#MgyDuh5YQr?i~on)FP0BzA5&qw5KOR_W{YX?LeQOSB!OFPqi#=tsSxK(&tbeWq!!TWQY!AK1bu^<9h zk!zU5_1v5>VG?)pWi{k+?FUQ1vyb7}VRZ#;2j+4p=IW+p`#eeTtIWD3{yWtC4F|oi zC$)(lNa191uMiDp{vbCCio*u5u&(fVOm&xm2zCt<%D~P5L?)$^p}5XHJVt zblWU6>`d9EC1n;=8BSzJ>XidrhU~MFeO9P-na;BN%bKtc8ZMgFEPKCmvtvm@3J%!1)z5>If_eISx*OR@yc8<7d?}B%P1;+4P#xD zoT7XTn=fHq6FtghwwEs-ruN^ZpLPpXf>puV1;T|ELIvu>%1V9eb&Iert05W&t-12$ z+bEw(_=XimV@qajRrN-}%8e+Ywz?Dhwq?{+&3J75h8TJK^!o4m7+MxC zp$>FQXSkYSgjzd0+w^lA3oCot2nHlNgQNDTjmq-k{hkrHGnASj`fn6N`5OaV2X-c`;8P17AicuLsXn!9Uv z7DYIiFt$^~&dWa1H>LfBgTXk>9z=s+%qR}zyFBd$T(thY*j+X4euZm%#qMlVI7UM` zh=JiwdiX*%kX59mCbln4Uso_wMOo=L7PkEGxaz8{X=(Mg+(*^7cuq4mHFNb9Af6PS zxYm==SosB>R=HtNO%kF0PsE+7{0Lj*J>#>O^1a2V*iP)u|k16RkNYO<58a`j4$EuwIB%Id>p=J^*cYTTnXhS;V!b1&lOdBnNK@Kxy3fFLrP z+yxT~{INM+<1N?XXIf!(Q|;9#a(PS%>J?#q1#M2b6mKdwH!os;yqmeRFFLL8)Sbu{ z)nd~YcYM_>4=QD!_hyzoUHtG=6LUN`_onWO32pzr-?enuVCgoue*KAfuv}+b0W0YY zPFZ|uqLII4^P(?c4~dCe;1V8?BT>SM9nkpUS-N;d-je-U*$4SVTOH0>80&u1Z+`a!d5v>SOD#f|aP6ueUWI37ph zkBK>plOB*c4|f5tFpKP|$laondn{gF6B`$GF)Lv3a~bl?1CssD5gk3ypeRs;!1{$< z?+>icdb0M7G}iDn`)ksTbg$J_Z^r=>n_j+m%hPl9*f`B|5T8%B>Fe|snCSKHO*Y(ygG&;RL$%UxCNX=i=_T!#hRY;ZX)-1OS zj-tit9Dg^gwoiKWbJ(F&Qd~7AJP~0u1HqRWzIr^$v~}(`GswY06*$U4w1zU7H83^lV@gbAW)^RV_ituT0^)l22UUbu@IKwwG~#_0)GKlZCwRA z0Kv9ze|^z_(wxGjSyDQ@EE+|w@XyIJ16L{ZcKQRne}F6e0ED~@>SW&Bn(z7Lvz~3= z!X=fVQ0#Xk1Ng!OOTN4)fBI?l@*C3WKKy{2Y&RH4P&Z8z<9$DqJ}K z?@|!Pf67<>|NbDLt2AjB#DLKCLG2?0j|lQpN3L_aTG87-J>U; zEXCUg_dLa5ZQsDpgFjF|cEBrlBN25Kwnv;(ChbDP%>^rHLv;?`w$<~n8FNh&Ny4W$ z3mp?SCtql3a-YC9E8R7*oRr7qg`hNXKvhPt{cxQgjeMMSv`vy2D}w#KZcroRr;KA`QYV!s0Oe>HM; zAyGt89LIu!Eh(rcQ@A|{YN+!)yS;>(tD>a2nY0o$uCu!r)|q8yj7k$qdZ@R8Kq4%H z=qV})BBFXJtdQ&}jX*21E$TrK>;s|Bxp%*%aF-e8{_i>Wv zST32Dj_f(JG=67Y%fgi%i~7{YNojKHn{#*9ANxM`Sov||{q5QLvUuszg~?AVUuK*q zWvOew$~XU(9@KA2yxkUl7B0Q@D!kI3n)?u$y&3#`S)O^`wwbzHA0ZaA3;bQtNfDDlA;#+|Ut@EzD} z!Lc3Gijn$WYBg9c%?PabUOM2#T_DaR9cQxEzp5hG#_z?Rnx+xFbP1_3e9CW?`=G*W z(299L=D0^dk^kX^zU&fs-@L7iDzW}lsKY0}EOXnmk3eKpuoh;TX$5;k4KKEC0GG3S zEQ%+c5PY-cr*`#fN0yH-;C4EIQN+1+XMw#T#QXB7IWdPG0(1vwsK6E>RS|;1+%cm*pb-_Hko^%&Rb`b#3D-oOWe%%}mDU7VmLPzInjnaS0VwSW#uF0|8ifALsEJ&->S y&oSUt;IJcfLiD7Gu|nRl+qNP9Ib5^Nib9^VD5dKej>n=4?P-2rWo2_`(DxVKs~4vL diff --git a/DRAMSys/gem5/gem5_se/hello-x86/config.dot.svg b/DRAMSys/gem5/gem5_se/hello-x86/config.dot.svg deleted file mode 100644 index d2c806f2..00000000 --- a/DRAMSys/gem5/gem5_se/hello-x86/config.dot.svg +++ /dev/null @@ -1,193 +0,0 @@ - - - - - - -G - -cluster_root - - -root -: Root - - - -cluster_system - - -system -: System - - - -cluster_system_membus - - -membus -: SystemXBar - - - -cluster_system_external_memory - - -external_memory -: ExternalSlave - - - -cluster_system_cpu - - -cpu -: TimingSimpleCPU - - - -cluster_system_cpu_dtb - - -dtb -: X86TLB - - - -cluster_system_cpu_dtb_walker - - -walker -: X86PagetableWalker - - - -cluster_system_cpu_interrupts - - -interrupts -: X86LocalApic - - - -cluster_system_cpu_itb - - -itb -: X86TLB - - - -cluster_system_cpu_itb_walker - - -walker -: X86PagetableWalker - - - - -system_system_port - -system_port - - -system_membus_slave - -slave - - -system_system_port->system_membus_slave - - - - -system_membus_master - -master - - -system_external_memory_port - -port - - -system_membus_master->system_external_memory_port - - - - -system_cpu_interrupts_int_slave - -int_slave - - -system_membus_master->system_cpu_interrupts_int_slave - - - - -system_cpu_interrupts_pio - -pio - - -system_membus_master->system_cpu_interrupts_pio - - - - -system_cpu_icache_port - -icache_port - - -system_cpu_icache_port->system_membus_slave - - - - -system_cpu_dcache_port - -dcache_port - - -system_cpu_dcache_port->system_membus_slave - - - - -system_cpu_dtb_walker_port - -port - - -system_cpu_dtb_walker_port->system_membus_slave - - - - -system_cpu_interrupts_int_master - -int_master - - -system_cpu_interrupts_int_master->system_membus_slave - - - - -system_cpu_itb_walker_port - -port - - -system_cpu_itb_walker_port->system_membus_slave - - - - - diff --git a/DRAMSys/gem5/gem5_se/hello-x86/config.json b/DRAMSys/gem5/gem5_se/hello-x86/config.json deleted file mode 100644 index 8b3e80bc..00000000 --- a/DRAMSys/gem5/gem5_se/hello-x86/config.json +++ /dev/null @@ -1,397 +0,0 @@ -{ - "name": null, - "sim_quantum": 0, - "system": { - "kernel": "", - "mmap_using_noreserve": false, - "kernel_addr_check": false, - "membus": { - "point_of_coherency": true, - "system": "system", - "response_latency": 2, - "cxx_class": "CoherentXBar", - "forward_latency": 4, - "clk_domain": "system.clk_domain", - "point_of_unification": true, - "width": 16, - "eventq_index": 0, - "default_p_state": "UNDEFINED", - "p_state_clk_gate_max": 1000000000000, - "master": { - "peer": [ - "system.cpu.interrupts.pio", - "system.cpu.interrupts.int_slave", - "system.external_memory.port" - ], - "role": "MASTER" - }, - "type": "CoherentXBar", - "frontend_latency": 3, - "slave": { - "peer": [ - "system.system_port", - "system.cpu.icache_port", - "system.cpu.dcache_port", - "system.cpu.itb.walker.port", - "system.cpu.dtb.walker.port", - "system.cpu.interrupts.int_master" - ], - "role": "SLAVE" - }, - "p_state_clk_gate_min": 1000, - "snoop_filter": { - "name": "snoop_filter", - "system": "system", - "max_capacity": 8388608, - "eventq_index": 0, - "cxx_class": "SnoopFilter", - "path": "system.membus.snoop_filter", - "type": "SnoopFilter", - "lookup_latency": 1 - }, - "power_model": [], - "path": "system.membus", - "snoop_response_latency": 4, - "name": "membus", - "p_state_clk_gate_bins": 20, - "use_default_range": false - }, - "symbolfile": "", - "kvm_vm": null, - "readfile": "", - "thermal_model": null, - "cxx_class": "System", - "work_begin_cpu_id_exit": -1, - "load_offset": 0, - "work_begin_exit_count": 0, - "p_state_clk_gate_min": 1000, - "memories": [ - "system.physmem" - ], - "work_begin_ckpt_count": 0, - "clk_domain": { - "name": "clk_domain", - "clock": [ - 1000 - ], - "init_perf_level": 0, - "voltage_domain": "system.voltage_domain", - "eventq_index": 0, - "cxx_class": "SrcClockDomain", - "path": "system.clk_domain", - "type": "SrcClockDomain", - "domain_id": -1 - }, - "mem_ranges": [ - "0:536870911:0:0:0:0" - ], - "eventq_index": 0, - "default_p_state": "UNDEFINED", - "p_state_clk_gate_max": 1000000000000, - "dvfs_handler": { - "enable": false, - "name": "dvfs_handler", - "sys_clk_domain": "system.clk_domain", - "transition_latency": 100000000, - "eventq_index": 0, - "cxx_class": "DVFSHandler", - "domains": [], - "path": "system.dvfs_handler", - "type": "DVFSHandler" - }, - "work_end_exit_count": 0, - "type": "System", - "voltage_domain": { - "name": "voltage_domain", - "eventq_index": 0, - "voltage": [ - 1.0 - ], - "cxx_class": "VoltageDomain", - "path": "system.voltage_domain", - "type": "VoltageDomain" - }, - "cache_line_size": 64, - "external_memory": { - "name": "external_memory", - "p_state_clk_gate_min": 1000, - "p_state_clk_gate_bins": 20, - "default_p_state": "UNDEFINED", - "clk_domain": "system.clk_domain", - "power_model": [], - "addr_ranges": [ - "0:536870911:0:0:0:0" - ], - "eventq_index": 0, - "port_type": "tlm_slave", - "cxx_class": "ExternalSlave", - "p_state_clk_gate_max": 1000000000000, - "path": "system.external_memory", - "type": "ExternalSlave", - "port": { - "peer": "system.membus.master[2]", - "role": "SLAVE" - }, - "port_data": "transactor" - }, - "boot_osflags": "a", - "system_port": { - "peer": "system.membus.slave[0]", - "role": "MASTER" - }, - "physmem": { - "range": "0:134217727:0:0:0:0", - "latency": 30000, - "name": "physmem", - "p_state_clk_gate_min": 1000, - "eventq_index": 0, - "p_state_clk_gate_bins": 20, - "default_p_state": "UNDEFINED", - "kvm_map": true, - "clk_domain": "system.clk_domain", - "power_model": [], - "latency_var": 0, - "bandwidth": "73.000000", - "conf_table_reported": true, - "cxx_class": "SimpleMemory", - "p_state_clk_gate_max": 1000000000000, - "path": "system.physmem", - "null": false, - "type": "SimpleMemory", - "in_addr_map": true - }, - "power_model": [], - "work_cpus_ckpt_count": 0, - "thermal_components": [], - "path": "system", - "cpu_clk_domain": { - "name": "cpu_clk_domain", - "clock": [ - 500 - ], - "init_perf_level": 0, - "voltage_domain": "system.cpu_voltage_domain", - "eventq_index": 0, - "cxx_class": "SrcClockDomain", - "path": "system.cpu_clk_domain", - "type": "SrcClockDomain", - "domain_id": -1 - }, - "work_end_ckpt_count": 0, - "mem_mode": "timing", - "name": "system", - "init_param": 0, - "p_state_clk_gate_bins": 20, - "kernel_extras": [], - "load_addr_mask": 18446744073709551615, - "cpu": [ - { - "do_statistics_insts": true, - "numThreads": 1, - "itb": { - "name": "itb", - "eventq_index": 0, - "cxx_class": "X86ISA::TLB", - "walker": { - "name": "walker", - "p_state_clk_gate_min": 1000, - "p_state_clk_gate_bins": 20, - "cxx_class": "X86ISA::Walker", - "clk_domain": "system.cpu_clk_domain", - "power_model": [], - "system": "system", - "eventq_index": 0, - "default_p_state": "UNDEFINED", - "p_state_clk_gate_max": 1000000000000, - "path": "system.cpu.itb.walker", - "type": "X86PagetableWalker", - "port": { - "peer": "system.membus.slave[3]", - "role": "MASTER" - }, - "num_squash_per_cycle": 4 - }, - "path": "system.cpu.itb", - "type": "X86TLB", - "size": 64 - }, - "power_gating_on_idle": false, - "function_trace": false, - "do_checkpoint_insts": true, - "cxx_class": "TimingSimpleCPU", - "max_loads_all_threads": 0, - "system": "system", - "apic_clk_domain": { - "name": "apic_clk_domain", - "clk_domain": "system.cpu_clk_domain", - "eventq_index": 0, - "cxx_class": "DerivedClockDomain", - "path": "system.cpu.apic_clk_domain", - "type": "DerivedClockDomain", - "clk_divider": 16 - }, - "clk_domain": "system.cpu_clk_domain", - "function_trace_start": 0, - "cpu_id": 0, - "checker": null, - "eventq_index": 0, - "default_p_state": "UNDEFINED", - "p_state_clk_gate_max": 1000000000000, - "do_quiesce": true, - "type": "TimingSimpleCPU", - "profile": 0, - "icache_port": { - "peer": "system.membus.slave[1]", - "role": "MASTER" - }, - "p_state_clk_gate_bins": 20, - "p_state_clk_gate_min": 1000, - "syscallRetryLatency": 10000, - "interrupts": [ - { - "int_master": { - "peer": "system.membus.slave[5]", - "role": "MASTER" - }, - "name": "interrupts", - "p_state_clk_gate_min": 1000, - "pio": { - "peer": "system.membus.master[0]", - "role": "SLAVE" - }, - "int_slave": { - "peer": "system.membus.master[1]", - "role": "SLAVE" - }, - "p_state_clk_gate_bins": 20, - "cxx_class": "X86ISA::Interrupts", - "pio_latency": 100000, - "clk_domain": "system.cpu.apic_clk_domain", - "power_model": [], - "system": "system", - "int_latency": 1000, - "eventq_index": 0, - "default_p_state": "UNDEFINED", - "p_state_clk_gate_max": 1000000000000, - "path": "system.cpu.interrupts", - "pio_addr": 2305843009213693952, - "type": "X86LocalApic" - } - ], - "dcache_port": { - "peer": "system.membus.slave[2]", - "role": "MASTER" - }, - "socket_id": 0, - "power_model": [], - "max_insts_all_threads": 0, - "path": "system.cpu", - "pwr_gating_latency": 300, - "max_loads_any_thread": 0, - "switched_out": false, - "workload": [ - { - "uid": 100, - "pid": 100, - "kvmInSE": false, - "cxx_class": "Process", - "executable": "tests/test-progs/hello/bin/x86/linux/hello", - "drivers": [], - "system": "system", - "gid": 100, - "eventq_index": 0, - "env": [], - "maxStackSize": 67108864, - "ppid": 0, - "type": "Process", - "cwd": "/media/disk2/gem5_tnt/gem5", - "pgid": 100, - "simpoint": 0, - "euid": 100, - "input": "cin", - "path": "system.cpu.workload", - "name": "workload", - "cmd": [ - "tests/test-progs/hello/bin/x86/linux/hello" - ], - "errout": "cerr", - "useArchPT": false, - "egid": 100, - "output": "cout" - } - ], - "name": "cpu", - "wait_for_remote_gdb": false, - "dtb": { - "name": "dtb", - "eventq_index": 0, - "cxx_class": "X86ISA::TLB", - "walker": { - "name": "walker", - "p_state_clk_gate_min": 1000, - "p_state_clk_gate_bins": 20, - "cxx_class": "X86ISA::Walker", - "clk_domain": "system.cpu_clk_domain", - "power_model": [], - "system": "system", - "eventq_index": 0, - "default_p_state": "UNDEFINED", - "p_state_clk_gate_max": 1000000000000, - "path": "system.cpu.dtb.walker", - "type": "X86PagetableWalker", - "port": { - "peer": "system.membus.slave[4]", - "role": "MASTER" - }, - "num_squash_per_cycle": 4 - }, - "path": "system.cpu.dtb", - "type": "X86TLB", - "size": 64 - }, - "simpoint_start_insts": [], - "max_insts_any_thread": 0, - "progress_interval": 0, - "branchPred": null, - "isa": [ - { - "eventq_index": 0, - "path": "system.cpu.isa", - "type": "X86ISA", - "name": "isa", - "cxx_class": "X86ISA::ISA" - } - ], - "tracer": { - "eventq_index": 0, - "path": "system.cpu.tracer", - "type": "ExeTracer", - "name": "tracer", - "cxx_class": "Trace::ExeTracer" - } - } - ], - "multi_thread": false, - "cpu_voltage_domain": { - "name": "cpu_voltage_domain", - "eventq_index": 0, - "voltage": [ - 1.0 - ], - "cxx_class": "VoltageDomain", - "path": "system.cpu_voltage_domain", - "type": "VoltageDomain" - }, - "num_work_ids": 16, - "work_item_id": -1, - "exit_on_work_items": false - }, - "time_sync_period": 100000000000, - "eventq_index": 0, - "time_sync_spin_threshold": 100000000, - "cxx_class": "Root", - "path": "root", - "time_sync_enable": false, - "type": "Root", - "full_system": false -} \ No newline at end of file diff --git a/DRAMSys/gem5/gem5_se/run.sh b/DRAMSys/gem5/gem5_se/run.sh deleted file mode 100755 index 196d3fe8..00000000 --- a/DRAMSys/gem5/gem5_se/run.sh +++ /dev/null @@ -1,105 +0,0 @@ -#! /bin/bash - -# Copyright (c) 2018, Technische Universität Kaiserslautern -# All rights reserved. -# -# Redistribution and use in source and binary forms, with or without -# modification, are permitted provided that the following conditions are -# met: -# -# 1. Redistributions of source code must retain the above copyright notice, -# this list of conditions and the following disclaimer. -# -# 2. Redistributions in binary form must reproduce the above copyright -# notice, this list of conditions and the following disclaimer in the -# documentation and/or other materials provided with the distribution. -# -# 3. Neither the name of the copyright holder nor the names of its -# contributors may be used to endorse or promote products derived from -# this software without specific prior written permission. -# -# THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS -# "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED -# TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR -# PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER -# OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, -# EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, -# PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR -# PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF -# LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING -# NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS -# SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. -# -# Author: Éder F. Zulian - -simfiles=" -ddr3-gem5-se.xml -" - -bins=" -8_cores -Bubblesort -chomp -exptree -FloatMM -IntMM -misr -Oscar -Perm -Puzzle -Queens -Quicksort -RealMM -Towers -Treesort -" - -DIR="$(cd "$(dirname "$0")" && pwd)" -basedir="$DIR/../../.." -sfpath="../../DRAMSys/library/resources/simulations" -elf="DRAMSys_gem5" - -if [[ -z "${GEM5}" ]]; then - echo "GEM5 environment variable is undefined" - exit 1 -fi - -proj_build() { - if [[ $(hostname -s) =~ ^head[0-9]+$ ]] || [[ $(hostname -s) =~ ^node[0-9]+$ ]]; then - # Elwetritsch cluster - heads or nodes - module load qt/latest - #module load anaconda3/latest - fi - cd $basedir - rm -rf build - mkdir -p build - cd build - qmake ../DRAMSys/DRAMSys.pro - nprocs=$(cat /proc/cpuinfo | grep processor | wc -l) - make -j$nprocs -} - -proj_build - -cd $basedir/build/gem5 -if [ ! -f ${elf} ]; then - echo "${elf} could not be found" - exit 1 -fi - -for s in $simfiles; do - sf="${sfpath}/${s}" - sfn="${s%.*}" - ext="${s##*.}" - for bin in $bins; do - `sed -i s/id=\".*\"/id=\"${sfn}_${bin}\"/g $sf` - simulation="${sfpath}/${sfn}_${bin}.${ext}" - cp $sf $simulation - logfile=${sfn}_${bin}.log - # LD_PRELOAD=/usr/lib/libtcmalloc.so ./${elf} ${simulation} ../../DRAMSys/gem5/gem5_se/${bin}/config.ini 1 > ${logfile} 2>&1 & - date >> ${logfile} - time ./${elf} ${simulation} ../../DRAMSys/gem5/gem5_se/${bin}/config.ini 1 >> ${logfile} 2>&1 - date >> ${logfile} - done -done - diff --git a/DRAMSys/gem5/images/gem5_se_mode_arch.svg b/DRAMSys/gem5/images/gem5_se_mode_arch.svg deleted file mode 100644 index e7ba558a..00000000 --- a/DRAMSys/gem5/images/gem5_se_mode_arch.svg +++ /dev/null @@ -1,247 +0,0 @@ - - - - - - -G - -cluster_root - - -root -: Root - - - -cluster_system - - -system -: System - - - -cluster_system_membus - - -membus -: SystemXBar - - - -cluster_system_external_memory - - -external_memory -: ExternalSlave - - - -cluster_system_tol2bus - - -tol2bus -: L2XBar - - - -cluster_system_l2 - - -l2 -: L2Cache - - - -cluster_system_cpu - - -cpu -: TimingSimpleCPU - - - -cluster_system_cpu_dtb - - -dtb -: ArmTLB - - - -cluster_system_cpu_dtb_walker - - -walker -: ArmTableWalker - - - -cluster_system_cpu_itb - - -itb -: ArmTLB - - - -cluster_system_cpu_itb_walker - - -walker -: ArmTableWalker - - - -cluster_system_cpu_icache - - -icache -: L1_ICache - - - -cluster_system_cpu_dcache - - -dcache -: L1_DCache - - - - -system_system_port - -system_port - - -system_membus_slave - -slave - - -system_system_port->system_membus_slave - - - - -system_membus_master - -master - - -system_external_memory_port - -port - - -system_membus_master->system_external_memory_port - - - - -system_tol2bus_master - -master - - -system_l2_cpu_side - -cpu_side - - -system_tol2bus_master->system_l2_cpu_side - - - - -system_tol2bus_slave - -slave - - -system_l2_mem_side - -mem_side - - -system_l2_mem_side->system_membus_slave - - - - -system_cpu_icache_port - -icache_port - - -system_cpu_icache_cpu_side - -cpu_side - - -system_cpu_icache_port->system_cpu_icache_cpu_side - - - - -system_cpu_dcache_port - -dcache_port - - -system_cpu_dcache_cpu_side - -cpu_side - - -system_cpu_dcache_port->system_cpu_dcache_cpu_side - - - - -system_cpu_dtb_walker_port - -port - - -system_cpu_dtb_walker_port->system_tol2bus_slave - - - - -system_cpu_itb_walker_port - -port - - -system_cpu_itb_walker_port->system_tol2bus_slave - - - - -system_cpu_icache_mem_side - -mem_side - - -system_cpu_icache_mem_side->system_tol2bus_slave - - - - -system_cpu_dcache_mem_side - -mem_side - - -system_cpu_dcache_mem_side->system_tol2bus_slave - - - - - From 6744a3b9bc7ca8b891ae009b84465face9d54c54 Mon Sep 17 00:00:00 2001 From: Lukas Steiner Date: Mon, 6 Jul 2020 09:27:39 +0200 Subject: [PATCH 07/10] Small updates in CMake files. --- DRAMSys/gem5/README.md | 41 ++------------------------------ DRAMSys/library/CMakeLists.txt | 21 +++++++++------- DRAMSys/simulator/CMakeLists.txt | 12 ++++++---- 3 files changed, 21 insertions(+), 53 deletions(-) diff --git a/DRAMSys/gem5/README.md b/DRAMSys/gem5/README.md index 9d27e7dd..c5a1fded 100644 --- a/DRAMSys/gem5/README.md +++ b/DRAMSys/gem5/README.md @@ -1,6 +1,6 @@ ## DRAMSys with gem5 -Install gem5 by following the instructions in the [gem5 documentation](https://www.gem5.org/documentation/general_docs/building). In order to allow a coupling without running into problems we recommend to use **commit a470ef5**. Optionally, use the scripts from [gem5.TnT] to install gem5, build it, get some benchmark programs and learn more about gem5. +Install gem5 by following the instructions in the [gem5 documentation](https://www.gem5.org/documentation/general_docs/building). In order to allow a coupling without running into problems we recommend to use **commit a470ef5**. Optionally, use the scripts from [gem5.TnT](https://github.com/tukl-msd/gem5.TnT) to install gem5, build it, get some benchmark programs and learn more about gem5. In order to understand the SystemC coupling with gem5 it is recommended to read the documentation in the gem5 repository *util/tlm/README* and [1]. @@ -35,44 +35,7 @@ Change the architecture in the [CMake file](DRAMSys/gem5/CMakeLists.txt) to *X86 A **Hello world!** message should be printed to the standard output. -### DRAMSys with gem5 Elastic Traces - -To understand elastic traces and their generation, study the [gem5 wiki](https://www.gem5.org/documentation/general_docs/cpu_models/TraceCPU) and the paper [2]. Some predefined configs are stored [here](DRAMSys/gem5/configs) and the related -python files are stored [here](DRAMSys/gem5/examples). This is an example for running an elastic trace: - -```bash -./DRAMSys_gem5 ../../DRAMSys/library/resources/simulations/ddr3-example.json ../../DRAMSys/gem5/configs/singleElasticTraceReplay.ini 1 -``` - -An overview of the architecture being simulated is presented below: - -![arch](images/singleElasticTraceReplay.png) - -Note that the address offset is usually zero for elastic traces. - -Another example with L2 cache: - -```bash -./DRAMSys_gem5 ../../DRAMSys/library/resources/simulations/ddr3-example.json ../../DRAMSys/gem5/configs/singleElasticTraceReplayWithL2.ini 1 -``` - -If two elastic traces should be used run the simulation with the following example: - -``` -./DRAMSys_gem5 ../../DRAMSys/library/resources/simulations/ddr3-example.json ../../DRAMSys/gem5/configs/dualElasticTraceReplay.ini 2 -``` - -An overview of the architcture being simulated is presented below: - -![arch](images/dualElasticTraceReplay.png) - -For more sophisticated setups, even with L2 caches the proper *.ini* file should be created. - ## References [1] System Simulation with gem5 and SystemC: The Keystone for Full Interoperability -C. Menard, M. Jung, J. Castrillon, N. Wehn. IEEE International Conference on Embedded Computer Systems Architectures Modeling and Simulation (SAMOS), July, 2017, Samos Island, Greece. - -[gem5.TnT]: https://github.com/tukl-msd/gem5.TnT -[MiBench]: http://vhosts.eecs.umich.edu/mibench/ -[PARSEC]: http://parsec.cs.princeton.edu/ \ No newline at end of file +C. Menard, M. Jung, J. Castrillon, N. Wehn. IEEE International Conference on Embedded Computer Systems Architectures Modeling and Simulation (SAMOS), July, 2017, Samos Island, Greece. \ No newline at end of file diff --git a/DRAMSys/library/CMakeLists.txt b/DRAMSys/library/CMakeLists.txt index 34557e70..a835b1f6 100644 --- a/DRAMSys/library/CMakeLists.txt +++ b/DRAMSys/library/CMakeLists.txt @@ -41,11 +41,14 @@ project(DRAMSysLibrary) set(CMAKE_CXX_STANDARD 11 CACHE STRING "C++ Version") set(DCMAKE_SH="CMAKE_SH-NOTFOUND") -if(DEFINED ENV{COVERAGE} AND $ENV{COVERAGE} STREQUAL "true") - set(GCC_COVERAGE_COMPILE_FLAGS "-g -O0 -coverage -fprofile-arcs -ftest-coverage") - set(GCC_COVERAGE_LINK_FLAGS "-coverage -lgcov") - set(CMAKE_CXX_FLAGS "${CMAKE_CXX_FLAGS} ${GCC_COVERAGE_COMPILE_FLAGS}") - set(CMAKE_EXE_LINKER_FLAGS "${CMAKE_EXE_LINKER_FLAGS} ${GCC_COVERAGE_LINK_FLAGS}") +if(DEFINED ENV{COVERAGE}) + if($ENV{COVERAGE} STREQUAL "true") + message("---- Coverage check enabled") + set(GCC_COVERAGE_COMPILE_FLAGS "-g -O0 -coverage -fprofile-arcs -ftest-coverage") + set(GCC_COVERAGE_LINK_FLAGS "-coverage -lgcov") + set(CMAKE_CXX_FLAGS "${CMAKE_CXX_FLAGS} ${GCC_COVERAGE_COMPILE_FLAGS}") + set(CMAKE_EXE_LINKER_FLAGS "${CMAKE_EXE_LINKER_FLAGS} ${GCC_COVERAGE_LINK_FLAGS}") + endif() endif() # Add DRAMPower: @@ -60,16 +63,16 @@ if(DEFINED ENV{SYSTEMC_HOME}) NAMES systemc SnpsVP PATHS $ENV{SYSTEMC_HOME}/lib-$ENV{SYSTEMC_TARGET_ARCH}/ $ENV{SYSTEMC_HOME}/lib-linux64/ $ENV{SYSTEMC_HOME}/libso-$ENV{COWARE_CXX_COMPILER}/ ) - message("-- Building with external SystemC located in $ENV{SYSTEMC_HOME}") + message("---- Building with external SystemC located in $ENV{SYSTEMC_HOME}") else() set(BUILD_SHARED_LIBS OFF CACHE BOOL "Build Shared Libs") add_subdirectory(src/common/third_party/systemc) set(SYSTEMC_LIBRARY systemc) - message("-- Building with SystemC submodule") + message("---- Building with SystemC submodule") endif() if(EXISTS ${CMAKE_CURRENT_LIST_DIR}/src/common/third_party/sqlite-amalgamation) - message("---- Database recording available") + message("---- Database recording included") # Add sqlite3 Dependency: set(BUILD_ENABLE_RTREE ON CACHE BOOL "Enable R-Tree Feature") set(BUILD_ENABLE_RTREE ON) @@ -293,7 +296,7 @@ add_library(DRAMSysLibrary ) if(DEFINED ENV{LIBTHREED_ICE_HOME}) - message("-- Thermal simulation available") + message("---- Thermal simulation available") add_definitions(-DTHERMALSIM) target_include_directories(DRAMSysLibrary PRIVATE $ENV{LIBTHREED_ICE_HOME}/include/ diff --git a/DRAMSys/simulator/CMakeLists.txt b/DRAMSys/simulator/CMakeLists.txt index 07acc38f..934cfecf 100644 --- a/DRAMSys/simulator/CMakeLists.txt +++ b/DRAMSys/simulator/CMakeLists.txt @@ -41,11 +41,13 @@ project(DRAMSysSimulator) set(CMAKE_CXX_STANDARD 11 CACHE STRING "C++ Version") set(DCMAKE_SH="CMAKE_SH-NOTFOUND") -if(DEFINED ENV{COVERAGE} AND $ENV{COVERAGE} STREQUAL "true") - set(GCC_COVERAGE_COMPILE_FLAGS "-g -O0 -coverage -fprofile-arcs -ftest-coverage") - set(GCC_COVERAGE_LINK_FLAGS "-coverage -lgcov") - set(CMAKE_CXX_FLAGS "${CMAKE_CXX_FLAGS} ${GCC_COVERAGE_COMPILE_FLAGS}") - set(CMAKE_EXE_LINKER_FLAGS "${CMAKE_EXE_LINKER_FLAGS} ${GCC_COVERAGE_LINK_FLAGS}") +if(DEFINED ENV{COVERAGE}) + if($ENV{COVERAGE} STREQUAL "true") + set(GCC_COVERAGE_COMPILE_FLAGS "-g -O0 -coverage -fprofile-arcs -ftest-coverage") + set(GCC_COVERAGE_LINK_FLAGS "-coverage -lgcov") + set(CMAKE_CXX_FLAGS "${CMAKE_CXX_FLAGS} ${GCC_COVERAGE_COMPILE_FLAGS}") + set(CMAKE_EXE_LINKER_FLAGS "${CMAKE_EXE_LINKER_FLAGS} ${GCC_COVERAGE_LINK_FLAGS}") + endif() endif() if(EXISTS ${CMAKE_CURRENT_LIST_DIR}/../library/src/simulation/DRAMSysRecordable.cpp) From 82c32728faef88a483bd6eec5e98e2c64496a8c7 Mon Sep 17 00:00:00 2001 From: Lukas Steiner Date: Mon, 6 Jul 2020 14:25:44 +0200 Subject: [PATCH 08/10] Renaming of gem5 config files. --- DRAMSys/gem5/gem5_se/hello-ARM/{hello.ini => config.ini} | 0 DRAMSys/gem5/gem5_se/hello-x86/config.ini | 4 ++-- 2 files changed, 2 insertions(+), 2 deletions(-) rename DRAMSys/gem5/gem5_se/hello-ARM/{hello.ini => config.ini} (100%) diff --git a/DRAMSys/gem5/gem5_se/hello-ARM/hello.ini b/DRAMSys/gem5/gem5_se/hello-ARM/config.ini similarity index 100% rename from DRAMSys/gem5/gem5_se/hello-ARM/hello.ini rename to DRAMSys/gem5/gem5_se/hello-ARM/config.ini diff --git a/DRAMSys/gem5/gem5_se/hello-x86/config.ini b/DRAMSys/gem5/gem5_se/hello-x86/config.ini index 52972f4b..91cb59c5 100644 --- a/DRAMSys/gem5/gem5_se/hello-x86/config.ini +++ b/DRAMSys/gem5/gem5_se/hello-x86/config.ini @@ -170,7 +170,7 @@ eventq_index=0 [system.cpu.workload] type=Process -cmd=../../DRAMSys/gem5/gem5_se/hello-x86/hello +cmd=../../DRAMSys/gem5/gem5_se/hello-X86/hello cwd= drivers= egid=100 @@ -178,7 +178,7 @@ env= errout=cerr euid=100 eventq_index=0 -executable=../../DRAMSys/gem5/gem5_se/hello-x86/hello +executable=../../DRAMSys/gem5/gem5_se/hello-X86/hello gid=100 input=cin kvmInSE=false From 619cff337a83cb66f2a532d63d28aa5f15272ca1 Mon Sep 17 00:00:00 2001 From: Lukas Steiner Date: Mon, 6 Jul 2020 14:37:05 +0200 Subject: [PATCH 09/10] Renaming of directory. --- DRAMSys/gem5/README.md | 13 ++++++++----- .../gem5_se/{hello-x86 => hello-X86}/config.ini | 0 .../gem5/gem5_se/{hello-x86 => hello-X86}/hello | Bin README.md | 2 +- 4 files changed, 9 insertions(+), 6 deletions(-) rename DRAMSys/gem5/gem5_se/{hello-x86 => hello-X86}/config.ini (100%) rename DRAMSys/gem5/gem5_se/{hello-x86 => hello-X86}/hello (100%) diff --git a/DRAMSys/gem5/README.md b/DRAMSys/gem5/README.md index c5a1fded..193f2859 100644 --- a/DRAMSys/gem5/README.md +++ b/DRAMSys/gem5/README.md @@ -7,8 +7,9 @@ In order to understand the SystemC coupling with gem5 it is recommended to read The main steps for building gem5 and libgem5 follow: ```bash -scons build/ARM/gem5.opt -scons --with-cxx-config --without-python --without-tcmalloc build/ARM/libgem5_opt.so +$ cd gem5 +$ scons build/ARM/gem5.opt +$ scons --with-cxx-config --without-python --without-tcmalloc build/ARM/libgem5_opt.so ``` In order to use gem5 with DRAMSys export the `GEM5` environment variable (gem5 root directory) and add the path of the library to `LD_LIBRARY_PATH`, then rerun CMake and rebuild the DRAMSys project. @@ -18,19 +19,21 @@ In order to use gem5 with DRAMSys export the `GEM5` environment variable (gem5 r All essential files for a functional example are provided. Execute a hello world application: ```bash -./DRAMSys_gem5 ../../DRAMSys/library/resources/simulations/ddr3-gem5-se.json ../../DRAMSys/gem5/gem5_se/hello-ARM/config.ini 1 +$ cd DRAMSys/build/gem5 +$ ./DRAMSys_gem5 ../../DRAMSys/library/resources/simulations/ddr3-gem5-se.json ../../DRAMSys/gem5/gem5_se/hello-ARM/config.ini 1 ``` A **Hello world!** message should be printed to the standard output. -### DRAMSys with gem5 x86 SE mode +### DRAMSys with gem5 X86 SE mode Make sure you have built *gem5/build/X86/libgem5_opt.so*. Add the path of the library to `LD_LIBRARY_PATH` and remove the path of the ARM library. Change the architecture in the [CMake file](DRAMSys/gem5/CMakeLists.txt) to *X86*, rerun CMake and rebuild the project. Test with a hello world application for X86: ```bash -./DRAMSys_gem5 ../../DRAMSys/library/resources/simulations/ddr3-gem5-se.json ../../DRAMSys/gem5/gem5_se/hello-x86/config.ini 1 +$ cd DRAMSys/build/gem5 +$ ./DRAMSys_gem5 ../../DRAMSys/library/resources/simulations/ddr3-gem5-se.json ../../DRAMSys/gem5/gem5_se/hello-X86/config.ini 1 ``` A **Hello world!** message should be printed to the standard output. diff --git a/DRAMSys/gem5/gem5_se/hello-x86/config.ini b/DRAMSys/gem5/gem5_se/hello-X86/config.ini similarity index 100% rename from DRAMSys/gem5/gem5_se/hello-x86/config.ini rename to DRAMSys/gem5/gem5_se/hello-X86/config.ini diff --git a/DRAMSys/gem5/gem5_se/hello-x86/hello b/DRAMSys/gem5/gem5_se/hello-X86/hello similarity index 100% rename from DRAMSys/gem5/gem5_se/hello-x86/hello rename to DRAMSys/gem5/gem5_se/hello-X86/hello diff --git a/README.md b/README.md index e7eb395c..eacea187 100644 --- a/README.md +++ b/README.md @@ -467,7 +467,7 @@ Further information about the usage of DRAMSys with gem5 can be found [here](DRA ## Trace Analyzer -If you want to use the database recording feature and the Trace Analyzer tool for result analysis please contact [Matthias Jung](matthias.jung@iese.fraunhofer.de). +If you want to use the database recording feature and the Trace Analyzer tool for result analysis please contact [Matthias Jung](mailto:matthias.jung@iese.fraunhofer.de). ## Disclaimer From a68aa08e3ab0952999f72e843bca129da8d91507 Mon Sep 17 00:00:00 2001 From: Lukas Steiner Date: Mon, 6 Jul 2020 16:52:05 +0200 Subject: [PATCH 10/10] Remove unused example and trace files. --- DRAMSys/library/CMakeLists.txt | 17 +-------- .../amconfigs/am_ddr3_1Gbx8_p1KB_brc.json | 37 ------------------- .../memspecs/JEDEC_8Gb_LPDDR4-3200_16bit.json | 5 ++- .../configs/memspecs/memspec_ranktest.json | 1 + .../configs/simulator/ddr3-single-device.json | 19 ---------- .../configs/simulator/ddr3_boot_linux.json | 19 ---------- .../resources/configs/simulator/lpddr4.json | 1 - .../simulations/ddr3-boot-linux.json | 10 ----- .../resources/simulations/ddr3-ecc.json | 16 -------- .../simulations/ddr3-single-device.json | 16 -------- .../simulations/ddr3_postpone_ref_test.json | 16 -------- 11 files changed, 6 insertions(+), 151 deletions(-) delete mode 100644 DRAMSys/library/resources/configs/amconfigs/am_ddr3_1Gbx8_p1KB_brc.json delete mode 100644 DRAMSys/library/resources/configs/simulator/ddr3-single-device.json delete mode 100644 DRAMSys/library/resources/configs/simulator/ddr3_boot_linux.json delete mode 100644 DRAMSys/library/resources/simulations/ddr3-boot-linux.json delete mode 100644 DRAMSys/library/resources/simulations/ddr3-ecc.json delete mode 100644 DRAMSys/library/resources/simulations/ddr3-single-device.json delete mode 100644 DRAMSys/library/resources/simulations/ddr3_postpone_ref_test.json diff --git a/DRAMSys/library/CMakeLists.txt b/DRAMSys/library/CMakeLists.txt index a835b1f6..67bf3d92 100644 --- a/DRAMSys/library/CMakeLists.txt +++ b/DRAMSys/library/CMakeLists.txt @@ -173,13 +173,9 @@ add_library(DRAMSysLibrary # Simulation Config Files - resources/simulations/ddr3-boot-linux.json - resources/simulations/ddr3-ecc.json - resources/simulations/ddr3-example2.json resources/simulations/ddr3-example.json + resources/simulations/ddr3-example2.json resources/simulations/ddr3-gem5-se.json - resources/simulations/ddr3_postpone_ref_test.json - resources/simulations/ddr3-single-device.json resources/simulations/ddr4-example.json resources/simulations/hbm2-example.json resources/simulations/lpddr4-example.json @@ -188,7 +184,6 @@ add_library(DRAMSysLibrary resources/simulations/wideio-thermal.json # Address Mapping Config Files - resources/configs/amconfigs/am_ddr3_1Gbx8_p1KB_brc.json resources/configs/amconfigs/am_ddr3_4x4Gbx16_dimm_p2KB_brc.json resources/configs/amconfigs/am_ddr3_4x4Gbx16_dimm_p2KB_rbc.json resources/configs/amconfigs/am_ddr3_8x1Gbx8_dimm_p1KB_brc.json @@ -271,11 +266,9 @@ add_library(DRAMSysLibrary resources/configs/memspecs/SAMSUNG_K4B4G1646Q_4Gb_DDR3-1066_16bit.json # Simulator Config Files - resources/configs/simulator/ddr3_boot_linux.json resources/configs/simulator/ddr3_ecc.json resources/configs/simulator/ddr3.json resources/configs/simulator/ddr3_gem5_se.json - resources/configs/simulator/ddr3-single-device.json resources/configs/simulator/ddr4.json resources/configs/simulator/hbm2.json resources/configs/simulator/lpddr4.json @@ -285,14 +278,6 @@ add_library(DRAMSysLibrary # Thermal Simulation Config Files resources/configs/thermalsim/config.json resources/configs/thermalsim/powerInfo.json - - # Trace Files - resources/traces/test_ecc.stl - resources/traces/ddr3_example.stl - resources/traces/ddr3_single_dev_example.stl - resources/traces/ddr3_postpone_ref_test_1.stl - resources/traces/ranktest.stl - resources/traces/chstone-adpcm_32.stl ) if(DEFINED ENV{LIBTHREED_ICE_HOME}) diff --git a/DRAMSys/library/resources/configs/amconfigs/am_ddr3_1Gbx8_p1KB_brc.json b/DRAMSys/library/resources/configs/amconfigs/am_ddr3_1Gbx8_p1KB_brc.json deleted file mode 100644 index 7554bac8..00000000 --- a/DRAMSys/library/resources/configs/amconfigs/am_ddr3_1Gbx8_p1KB_brc.json +++ /dev/null @@ -1,37 +0,0 @@ -{ - "CONGEN": { - "BANK_BIT": [ - 24, - 25, - 26 - ], - "COLUMN_BIT": [ - 0, - 1, - 2, - 3, - 4, - 5, - 6, - 7, - 8, - 9 - ], - "ROW_BIT": [ - 10, - 11, - 12, - 13, - 14, - 15, - 16, - 17, - 18, - 19, - 20, - 21, - 22, - 23 - ] - } -} \ No newline at end of file diff --git a/DRAMSys/library/resources/configs/memspecs/JEDEC_8Gb_LPDDR4-3200_16bit.json b/DRAMSys/library/resources/configs/memspecs/JEDEC_8Gb_LPDDR4-3200_16bit.json index 03008970..d680c31f 100644 --- a/DRAMSys/library/resources/configs/memspecs/JEDEC_8Gb_LPDDR4-3200_16bit.json +++ b/DRAMSys/library/resources/configs/memspecs/JEDEC_8Gb_LPDDR4-3200_16bit.json @@ -72,15 +72,17 @@ "ESCKE": 3, "FAW": 64, "PPD": 4, - "RAS": 68, "RCD": 29, "REFI": 6246, "REFIPB": 780, "RFCAB": 448, "RFCPB": 224, "RL": 28, + "RAS": 68, "RPAB": 34, "RPPB": 29, + "RCAB": 102, + "RCPB": 97, "RPST": 0, "RRD": 16, "RTP": 12, @@ -91,6 +93,7 @@ "WTR": 16, "XP": 12, "XSR": 460, + "RTRS": 1, "clkMhz": 1600 } } diff --git a/DRAMSys/library/resources/configs/memspecs/memspec_ranktest.json b/DRAMSys/library/resources/configs/memspecs/memspec_ranktest.json index 3faa3399..2c24a4c3 100644 --- a/DRAMSys/library/resources/configs/memspecs/memspec_ranktest.json +++ b/DRAMSys/library/resources/configs/memspecs/memspec_ranktest.json @@ -8,6 +8,7 @@ "nbrOfRanks": 4, "nbrOfRows": 16384, "width": 8, + "nbrOfDevicesOnDIMM": 8, "nbrOfChannels": 1 }, "memoryId": "MICRON_1Gb_DDR3-1600_8bit_G", diff --git a/DRAMSys/library/resources/configs/simulator/ddr3-single-device.json b/DRAMSys/library/resources/configs/simulator/ddr3-single-device.json deleted file mode 100644 index de1a1bec..00000000 --- a/DRAMSys/library/resources/configs/simulator/ddr3-single-device.json +++ /dev/null @@ -1,19 +0,0 @@ -{ - "simconfig": { - "AddressOffset": 0, - "CheckTLM2Protocol": false, - "DatabaseRecording": true, - "Debug": false, - "ECCControllerMode": "Disabled", - "EnableWindowing": true, - "ErrorCSVFile": "", - "ErrorChipSeed": 42, - "PowerAnalysis": true, - "SimulationName": "ddr3_single_dev", - "SimulationProgressBar": true, - "StoreMode": "NoStorage", - "ThermalSimulation": false, - "UseMalloc": false, - "WindowSize": 1000 - } -} diff --git a/DRAMSys/library/resources/configs/simulator/ddr3_boot_linux.json b/DRAMSys/library/resources/configs/simulator/ddr3_boot_linux.json deleted file mode 100644 index d885c677..00000000 --- a/DRAMSys/library/resources/configs/simulator/ddr3_boot_linux.json +++ /dev/null @@ -1,19 +0,0 @@ -{ - "simconfig": { - "AddressOffset": 2147483648, - "CheckTLM2Protocol": false, - "DatabaseRecording": true, - "Debug": false, - "ECCControllerMode": "Disabled", - "EnableWindowing": true, - "ErrorCSVFile": "", - "ErrorChipSeed": 42, - "PowerAnalysis": true, - "SimulationName": "ddr3", - "SimulationProgressBar": true, - "StoreMode": "Store", - "ThermalSimulation": false, - "UseMalloc": true, - "WindowSize": 1000 - } -} diff --git a/DRAMSys/library/resources/configs/simulator/lpddr4.json b/DRAMSys/library/resources/configs/simulator/lpddr4.json index ee38bd66..6ea5b1bd 100644 --- a/DRAMSys/library/resources/configs/simulator/lpddr4.json +++ b/DRAMSys/library/resources/configs/simulator/lpddr4.json @@ -8,7 +8,6 @@ "EnableWindowing": false, "ErrorCSVFile": "", "ErrorChipSeed": 42, - "NumberOfMemChannels": 1, "PowerAnalysis": false, "SimulationName": "lpddr4", "SimulationProgressBar": true, diff --git a/DRAMSys/library/resources/simulations/ddr3-boot-linux.json b/DRAMSys/library/resources/simulations/ddr3-boot-linux.json deleted file mode 100644 index a6e544a2..00000000 --- a/DRAMSys/library/resources/simulations/ddr3-boot-linux.json +++ /dev/null @@ -1,10 +0,0 @@ -{ - "simulation": { - "addressmapping": "am_ddr3_8x1Gbx8_dimm_p1KB_rbc.json", - "mcconfig": "fifoStrict.json", - "memspec": "MICRON_1Gb_DDR3-1600_8bit_G.json", - "simconfig": "ddr3_boot_linux.json", - "simulationid": "ddr3-boot-linux", - "thermalconfig": "config.json" - } -} \ No newline at end of file diff --git a/DRAMSys/library/resources/simulations/ddr3-ecc.json b/DRAMSys/library/resources/simulations/ddr3-ecc.json deleted file mode 100644 index 5847f6ad..00000000 --- a/DRAMSys/library/resources/simulations/ddr3-ecc.json +++ /dev/null @@ -1,16 +0,0 @@ -{ - "simulation": { - "addressmapping": "am_ddr3_8x1Gbx8_dimm_p1KB_brc.json", - "mcconfig": "fifo.json", - "memspec": "MICRON_1Gb_DDR3-1600_8bit_G_less_refresh.json", - "simconfig": "ddr3_ecc.json", - "simulationid": "ddr3-ecc", - "thermalconfig": "config.json", - "tracesetup": [ - { - "clkMhz": 1000, - "name": "test_ecc.stl" - } - ] - } -} diff --git a/DRAMSys/library/resources/simulations/ddr3-single-device.json b/DRAMSys/library/resources/simulations/ddr3-single-device.json deleted file mode 100644 index 22ba6cf5..00000000 --- a/DRAMSys/library/resources/simulations/ddr3-single-device.json +++ /dev/null @@ -1,16 +0,0 @@ -{ - "simulation": { - "addressmapping": "am_ddr3_1Gbx8_p1KB_brc.json", - "mcconfig": "fifoStrict.json", - "memspec": "MICRON_1Gb_DDR3-1600_8bit_G.json", - "simconfig": "ddr3-single-device.json", - "simulationid": "ddr3-single-device", - "thermalconfig": "config.json", - "tracesetup": [ - { - "clkMhz": 200, - "name": "ddr3_single_dev_example.stl" - } - ] - } -} diff --git a/DRAMSys/library/resources/simulations/ddr3_postpone_ref_test.json b/DRAMSys/library/resources/simulations/ddr3_postpone_ref_test.json deleted file mode 100644 index 64260a2a..00000000 --- a/DRAMSys/library/resources/simulations/ddr3_postpone_ref_test.json +++ /dev/null @@ -1,16 +0,0 @@ -{ - "simulation": { - "addressmapping": "am_ddr3_8x1Gbx8_dimm_p1KB_brc.json", - "mcconfig": "fifoStrict.json", - "memspec": "MICRON_1Gb_DDR3-1600_8bit_G.json", - "simconfig": "ddr3.json", - "simulationid": "ddr3_postpone_ref_test", - "thermalconfig": "config.json", - "tracesetup": [ - { - "clkMhz": 1000, - "name": "ddr3_postpone_ref_test_1.stl" - } - ] - } -}