derek/DRAMSys
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

chore: update DRAMUtils version

Browse Source 
Update the DRAMUtils version and fix all configs that now require DBI
parameters for the memimpedance spec.
This commit is contained in:
Derek Christ
2025-11-12 12:35:32 +01:00
parent c83592e8d9
commit 1ef2b3bd9c
106 changed files with 1102 additions and 330 deletions
Download Patch File Download Diff File Expand all files Collapse all files

9
configs/memspec/JEDEC_1Gbx16_LPDDR4-0533.json
View File

@@ -98,7 +98,14 @@
"wdqs_dyn_E": 1e-12,
"rdqs_termination": true,
"rdqs_R_eq": 1e6,
"rdqs_dyn_E": 1e-12
"rdqs_dyn_E": 1e-12,
"rdbi_termination": true,
"rdbi_R_eq": 1e6,
"rdbi_dyn_E": 1e-12,
"wdbi_termination": true,
"wdbi_R_eq": 1e6,
"wdbi_dyn_E": 1e-12
},
"bankwisespec": {
"factRho": 1,

9
configs/memspec/JEDEC_1Gbx16_LPDDR4-1066.json
View File

@@ -98,7 +98,14 @@
"wdqs_dyn_E": 1e-12,
"rdqs_termination": true,
"rdqs_R_eq": 1e6,
"rdqs_dyn_E": 1e-12
"rdqs_dyn_E": 1e-12,
"rdbi_termination": true,
"rdbi_R_eq": 1e6,
"rdbi_dyn_E": 1e-12,
"wdbi_termination": true,
"wdbi_R_eq": 1e6,
"wdbi_dyn_E": 1e-12
},
"bankwisespec": {
"factRho": 1,

9
configs/memspec/JEDEC_1Gbx16_LPDDR4-1600.json
View File

@@ -98,7 +98,14 @@
"wdqs_dyn_E": 1e-12,
"rdqs_termination": true,
"rdqs_R_eq": 1e6,
"rdqs_dyn_E": 1e-12
"rdqs_dyn_E": 1e-12,
"rdbi_termination": true,
"rdbi_R_eq": 1e6,
"rdbi_dyn_E": 1e-12,
"wdbi_termination": true,
"wdbi_R_eq": 1e6,
"wdbi_dyn_E": 1e-12
},
"bankwisespec": {
"factRho": 1,

9
configs/memspec/JEDEC_1Gbx16_LPDDR4-2133.json
View File

@@ -98,7 +98,14 @@
"wdqs_dyn_E": 1e-12,
"rdqs_termination": true,
"rdqs_R_eq": 1e6,
"rdqs_dyn_E": 1e-12
"rdqs_dyn_E": 1e-12,
"rdbi_termination": true,
"rdbi_R_eq": 1e6,
"rdbi_dyn_E": 1e-12,
"wdbi_termination": true,
"wdbi_R_eq": 1e6,
"wdbi_dyn_E": 1e-12
},
"bankwisespec": {
"factRho": 1,

9
configs/memspec/JEDEC_1Gbx16_LPDDR4-2666.json
View File

@@ -98,7 +98,14 @@
"wdqs_dyn_E": 1e-12,
"rdqs_termination": true,
"rdqs_R_eq": 1e6,
"rdqs_dyn_E": 1e-12
"rdqs_dyn_E": 1e-12,
"rdbi_termination": true,
"rdbi_R_eq": 1e6,
"rdbi_dyn_E": 1e-12,
"wdbi_termination": true,
"wdbi_R_eq": 1e6,
"wdbi_dyn_E": 1e-12
},
"bankwisespec": {
"factRho": 1,

9
configs/memspec/JEDEC_1Gbx16_LPDDR4-3200.json
View File

@@ -98,7 +98,14 @@
"wdqs_dyn_E": 1e-12,
"rdqs_termination": true,
"rdqs_R_eq": 1e6,
"rdqs_dyn_E": 1e-12
"rdqs_dyn_E": 1e-12,
"rdbi_termination": true,
"rdbi_R_eq": 1e6,
"rdbi_dyn_E": 1e-12,
"wdbi_termination": true,
"wdbi_R_eq": 1e6,
"wdbi_dyn_E": 1e-12
},
"bankwisespec": {
"factRho": 1,

9
configs/memspec/JEDEC_1Gbx16_LPDDR4-3733.json
View File

@@ -98,7 +98,14 @@
"wdqs_dyn_E": 1e-12,
"rdqs_termination": true,
"rdqs_R_eq": 1e6,
"rdqs_dyn_E": 1e-12
"rdqs_dyn_E": 1e-12,
"rdbi_termination": true,
"rdbi_R_eq": 1e6,
"rdbi_dyn_E": 1e-12,
"wdbi_termination": true,
"wdbi_R_eq": 1e6,
"wdbi_dyn_E": 1e-12
},
"bankwisespec": {
"factRho": 1,

9
configs/memspec/JEDEC_1Gbx16_LPDDR4-4266.json
View File

@@ -98,7 +98,14 @@
"wdqs_dyn_E": 1e-12,
"rdqs_termination": true,
"rdqs_R_eq": 1e6,
"rdqs_dyn_E": 1e-12
"rdqs_dyn_E": 1e-12,
"rdbi_termination": true,
"rdbi_R_eq": 1e6,
"rdbi_dyn_E": 1e-12,
"wdbi_termination": true,
"wdbi_R_eq": 1e6,
"wdbi_dyn_E": 1e-12
},
"bankwisespec": {
"factRho": 1,

10
configs/memspec/JEDEC_4Gb_DDR4-1866_8bit_A.json
View File

@@ -110,7 +110,15 @@
"wdqs_dyn_E": 1e-12,
"rdqs_termination": true,
"rdqs_R_eq": 1e6,
"rdqs_dyn_E": 1e-12
"rdqs_dyn_E": 1e-12,
"rdbi_termination": true,
"rdbi_R_eq": 1e6,
"rdbi_dyn_E": 1e-12,
"wdbi_termination": true,
"wdbi_R_eq": 1e6,
"wdbi_dyn_E": 1e-12
},
"prepostamble": {
"read_zeroes": 0.0,

9
configs/memspec/JEDEC_4Gb_DDR4-2400_8bit_A.json
View File

@@ -110,7 +110,14 @@
"wdqs_dyn_E": 1e-12,
"rdqs_termination": true,
"rdqs_R_eq": 1e6,
"rdqs_dyn_E": 1e-12
"rdqs_dyn_E": 1e-12,
"rdbi_termination": true,
"rdbi_R_eq": 1e6,
"rdbi_dyn_E": 1e-12,
"wdbi_termination": true,
"wdbi_R_eq": 1e6,
"wdbi_dyn_E": 1e-12
},
"prepostamble": {
"read_zeroes": 0.0,

9
configs/memspec/JEDEC_512Mbx16_LPDDR4-0533.json
View File

@@ -98,7 +98,14 @@
"wdqs_dyn_E": 1e-12,
"rdqs_termination": true,
"rdqs_R_eq": 1e6,
"rdqs_dyn_E": 1e-12
"rdqs_dyn_E": 1e-12,
"rdbi_termination": true,
"rdbi_R_eq": 1e6,
"rdbi_dyn_E": 1e-12,
"wdbi_termination": true,
"wdbi_R_eq": 1e6,
"wdbi_dyn_E": 1e-12
},
"bankwisespec": {
"factRho": 1,

9
configs/memspec/JEDEC_512Mbx16_LPDDR4-1066.json
View File

@@ -98,7 +98,14 @@
"wdqs_dyn_E": 1e-12,
"rdqs_termination": true,
"rdqs_R_eq": 1e6,
"rdqs_dyn_E": 1e-12
"rdqs_dyn_E": 1e-12,
"rdbi_termination": true,
"rdbi_R_eq": 1e6,
"rdbi_dyn_E": 1e-12,
"wdbi_termination": true,
"wdbi_R_eq": 1e6,
"wdbi_dyn_E": 1e-12
},
"bankwisespec": {
"factRho": 1,

9
configs/memspec/JEDEC_512Mbx16_LPDDR4-1600.json
View File

@@ -98,7 +98,14 @@
"wdqs_dyn_E": 1e-12,
"rdqs_termination": true,
"rdqs_R_eq": 1e6,
"rdqs_dyn_E": 1e-12
"rdqs_dyn_E": 1e-12,
"rdbi_termination": true,
"rdbi_R_eq": 1e6,
"rdbi_dyn_E": 1e-12,
"wdbi_termination": true,
"wdbi_R_eq": 1e6,
"wdbi_dyn_E": 1e-12
},
"bankwisespec": {
"factRho": 1,

9
configs/memspec/JEDEC_512Mbx16_LPDDR4-2133.json
View File

@@ -98,7 +98,14 @@
"wdqs_dyn_E": 1e-12,
"rdqs_termination": true,
"rdqs_R_eq": 1e6,
"rdqs_dyn_E": 1e-12
"rdqs_dyn_E": 1e-12,
"rdbi_termination": true,
"rdbi_R_eq": 1e6,
"rdbi_dyn_E": 1e-12,
"wdbi_termination": true,
"wdbi_R_eq": 1e6,
"wdbi_dyn_E": 1e-12
},
"bankwisespec": {
"factRho": 1,

9
configs/memspec/JEDEC_512Mbx16_LPDDR4-2666.json
View File

@@ -98,7 +98,14 @@
"wdqs_dyn_E": 1e-12,
"rdqs_termination": true,
"rdqs_R_eq": 1e6,
"rdqs_dyn_E": 1e-12
"rdqs_dyn_E": 1e-12,
"rdbi_termination": true,
"rdbi_R_eq": 1e6,
"rdbi_dyn_E": 1e-12,
"wdbi_termination": true,
"wdbi_R_eq": 1e6,
"wdbi_dyn_E": 1e-12
},
"bankwisespec": {
"factRho": 1,

9
configs/memspec/JEDEC_512Mbx16_LPDDR4-3200.json
View File

@@ -98,7 +98,14 @@
"wdqs_dyn_E": 1e-12,
"rdqs_termination": true,
"rdqs_R_eq": 1e6,
"rdqs_dyn_E": 1e-12
"rdqs_dyn_E": 1e-12,
"rdbi_termination": true,
"rdbi_R_eq": 1e6,
"rdbi_dyn_E": 1e-12,
"wdbi_termination": true,
"wdbi_R_eq": 1e6,
"wdbi_dyn_E": 1e-12
},
"bankwisespec": {
"factRho": 1,

9
configs/memspec/JEDEC_512Mbx16_LPDDR4-3733.json
View File

@@ -98,7 +98,14 @@
"wdqs_dyn_E": 1e-12,
"rdqs_termination": true,
"rdqs_R_eq": 1e6,
"rdqs_dyn_E": 1e-12
"rdqs_dyn_E": 1e-12,
"rdbi_termination": true,
"rdbi_R_eq": 1e6,
"rdbi_dyn_E": 1e-12,
"wdbi_termination": true,
"wdbi_R_eq": 1e6,
"wdbi_dyn_E": 1e-12
},
"bankwisespec": {
"factRho": 1,

9
configs/memspec/JEDEC_512Mbx16_LPDDR4-4266.json
View File

@@ -98,7 +98,14 @@
"wdqs_dyn_E": 1e-12,
"rdqs_termination": true,
"rdqs_R_eq": 1e6,
"rdqs_dyn_E": 1e-12
"rdqs_dyn_E": 1e-12,
"rdbi_termination": true,
"rdbi_R_eq": 1e6,
"rdbi_dyn_E": 1e-12,
"wdbi_termination": true,
"wdbi_R_eq": 1e6,
"wdbi_dyn_E": 1e-12
},
"bankwisespec": {
"factRho": 1,

9
configs/memspec/JEDEC_8Gb_LPDDR4-3200_16bit.json
View File

@@ -123,7 +123,14 @@
"wdqs_dyn_E": 1e-12,
"rdqs_termination": true,
"rdqs_R_eq": 1e6,
"rdqs_dyn_E": 1e-12
"rdqs_dyn_E": 1e-12,
"rdbi_termination": true,
"rdbi_R_eq": 1e6,
"rdbi_dyn_E": 1e-12,
"wdbi_termination": true,
"wdbi_R_eq": 1e6,
"wdbi_dyn_E": 1e-12
},
"bankwisespec": {
"factRho": 1,

9
configs/memspec/MICRON_4Gb_DDR4-1866_8bit_A.json
View File

@@ -111,7 +111,14 @@
"wdqs_dyn_E": 1e-12,
"rdqs_termination": true,
"rdqs_R_eq": 1e6,
"rdqs_dyn_E": 1e-12
"rdqs_dyn_E": 1e-12,
"rdbi_termination": true,
"rdbi_R_eq": 1e6,
"rdbi_dyn_E": 1e-12,
"wdbi_termination": true,
"wdbi_R_eq": 1e6,
"wdbi_dyn_E": 1e-12
},
"prepostamble": {
"read_zeroes": 0.0,

9
configs/memspec/MICRON_4Gb_DDR4-2400_8bit_A.json
View File

@@ -110,7 +110,14 @@
"wdqs_dyn_E": 1e-12,
"rdqs_termination": true,
"rdqs_R_eq": 1e6,
"rdqs_dyn_E": 1e-12
"rdqs_dyn_E": 1e-12,
"rdbi_termination": true,
"rdbi_R_eq": 1e6,
"rdbi_dyn_E": 1e-12,
"wdbi_termination": true,
"wdbi_R_eq": 1e6,
"wdbi_dyn_E": 1e-12
},
"prepostamble": {
"read_zeroes": 0.0,

9
configs/memspec/MICRON_6Gb_LPDDR4-3200_32bit_A.json
View File

@@ -130,7 +130,14 @@
"wdqs_dyn_E": 1e-12,
"rdqs_termination": true,
"rdqs_R_eq": 1e6,
"rdqs_dyn_E": 1e-12
"rdqs_dyn_E": 1e-12,
"rdbi_termination": true,
"rdbi_R_eq": 1e6,
"rdbi_dyn_E": 1e-12,
"wdbi_termination": true,
"wdbi_R_eq": 1e6,
"wdbi_dyn_E": 1e-12
},
"bankwisespec": {
"factRho": 1,